IC DGTL AUDIO PWM PROC 64-TQFP

TAS5508APAG

Manufacturer Part NumberTAS5508APAG
DescriptionIC DGTL AUDIO PWM PROC 64-TQFP
ManufacturerTexas Instruments
TypePWM Processor
TAS5508APAG datasheet
 


Specifications of TAS5508APAG

ApplicationsDVDMounting TypeSurface Mount
Package / Case64-TQFP, 64-VQFPFor Use WithTAS5342DDV6EVM - TAS5342DDV6EVMTAS5508-5142K7EVM - EVAL MODULE FOR TAS5508B/TAS5142TAS5508-5122C6EVM - EVAL MODULE FOR TAS5508B/TAS5122TAS5508-5121K8EVM - EVAL MODULE FOR TAS5508B/TAS5121
Lead Free Status / RoHS StatusLead free / RoHS CompliantOther names296-17475
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
Page 71/105

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
2
TOTAL
I
C
REGISTER FIELDS
BYTES
SUBADDRESS
Ch8 DRC2 slope k0
0x9F
12
Ch8 DRC2 slope k1
Ch8 DRC2 slope k2
Ch8 DRC2 offset 1
0xA0
16
Ch8 DRC2 offset 2
Ch8 DRC2 attack
Ch8 DRC2 (1 – attack)
0xA1
16
Ch8 DRC2 decay
Ch8 DRC2 (1 – decay)
DRC bypass 1
0xA2
8
DRC inline 1
DRC bypass 2
0xA3
8
DRC inline 2
DRC bypass 3
0xA4
8
DRC inline 3
DRC bypass 4
0xA5
8
DRC inline 4
DRC bypass 5
0xA6
8
DRC inline 5
DRC bypass 6
0xA7
8
DRC inline 6
DRC bypass 7
0xA8
8
DRC inline 7
DRC bypass 8
0xA9
8
DRC inline 8
0xAA
8
sel op1–8 and mix to PWM1
0xAB
8
sel op1–8 and mix to PWM2
0xAC
8
sel op1–8 and mix to PWM3
0xAD
8
sel op1–8 and mix to PWM4
0xAE
8
sel op1–8 and mix to PWM5
0xAF
8
sel op1–8 and mix to PWM6
0xB0
12
sel op1–8 and mix to PWM7
0xB1
12
sel op1–8 and mix to PWM8
0xB2–0xCE
0xCF
20
Volume biquad
0xD0
4
Volume, treble, and bass
slew rates register
0xD1
4
Ch1 volume
0xD2
4
Ch2 volume
0xD3
4
Ch3 volume
0xD4
4
Ch4 volume
0xD5
4
Ch5 volume
0xD6
4
Ch6 volume
0xD7
4
Ch7 volume
0xD8
4
Ch8 volume
Submit Documentation Feedback
8-Channel Digital Audio PWM Processor
SLES119A – FEBRUARY 2004 – REVISED JULY 2009
DESCRIPTION OF CONTENTS
DRC2 slope (k0)
0x00, 0x40, 0x00, 0x00
DRC2 slope (k1)
0x0F, 0xC0, 0x00, 0x00
DRC2 slope (k2)
0x0F, 0x90, 0x00, 0x00
DRC2 offset (O1) – upper 2 bytes
0x00, 0x00, 0xFF, 0xFF
DRC2 offset (O1) – lower 4 bytes
0xFF, 0x82, 0x30, 0x98
DRC2 offset (O2) – upper 2 bytes
0x00, 0x00, 0x00, 0x00
DRC2 offset (O2) – lower 4 bytes
0x01, 0x95, 0xB2, 0xC0
DRC 2 attack
0x00, 0x00, 0x88, 0x3F
DRC2 (1 – attack)
0x00, 0x7F, 0x77, 0xC0
DRC2 decay
0x00, 0x00, 0x00, 0xAE
DRC2 (1 – decay)
0x00, 0x7F, 0xFF, 0x51
Ch1 DRC1 bypass coefficient
1.0
Ch1 DRC1 inline coefficient
0.0
Ch2 DRC1 bypass coefficient
1.0
Ch2 DRC1 inline coefficient
0.0
Ch3 DRC1 bypass coefficient
1.0
Ch3 DRC1 inline coefficient
0.0
Ch4 DRC1 bypass coefficient
1.0
Ch4 DRC1 inline coefficient
0.0
Ch5 DRC1 bypass coefficient
1.0
Ch5 DRC1 inline coefficient
0.0
Ch6 DRC1 bypass coefficient
1.0
Ch6 DRC1 inline coefficient
0.0
Ch7 DRC1 bypass coefficient
1.0
Ch7 DRC1 inline coefficient
0.0
Ch8 DRC2 bypass coefficient
1.0
Ch8 DRC2 inline coefficient
0.0
Select 0 to 2 of eight channels to
Mix channels to PWM1
output mixer 1
Select 0 to 2 of eight channels to
Mix channels to PWM2
output mixer 2
Select 0 to 2 of eight channels to
Mix channels to PWM3
output mixer 3
Select 0 to 2 of eight channels to
Mix channels to PWM4
output mixer 4
Select 0 to 2 of eight channels to
Mix channels to PWM5
output mixer 5
Select 0 to 2 of eight channels to
Mix channels to PWM6
output mixer 6
Select 0 to 3 of eight channels to
Mix channels to PWM7
output mixer 7
Select 0 to 3 of eight channels to
Mix channels to PWM8
output mixer 8
Reserved
Volume biquad
All pass
u [31:24], u [23:16], u [15:12]
0x00, 0x00, 0x01, 0x3F
VSR[11:8], TBSR[7:0]
Ch1 volume
0 dB
Ch2 volume
0 dB
Ch3 volume
0 dB
Ch4 volume
0 dB
Ch5 volume
0 dB
Ch6 volume
0 dB
Ch7 volume
0 dB
Ch8 volume
0 dB
Serial-Control I
TAS5508A
DEFAULT STATE
2
71
C Register Summary