PCA9605 NXP Semiconductors, PCA9605 Datasheet

no-image

PCA9605

Manufacturer Part Number
PCA9605
Description
The PCA9605 is a monolithic CMOS integrated circuit for bus buffering in applicationsincluding I²C-bus, SMBus, DDC, PMBus, and other systems based on similar principles
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9605D
Manufacturer:
NXP
Quantity:
8 117
Part Number:
PCA9605DP
Manufacturer:
NXP
Quantity:
4 918
Part Number:
PCA9605DPЈ¬118
Manufacturer:
NXP
Quantity:
100
1. General description
2. Features and benefits
The PCA9605 is a monolithic CMOS integrated circuit for bus buffering in applications
including I
The buffer extends the bus load limit by buffering both the SCL and SDA lines, allowing
the maximum permissible bus capacitance on both sides of the buffer.
The PCA9605 includes a unidirectional buffer for the clock signal, and a bidirectional
buffer for the data signal. Slave devices which employ clock stretching are therefore not
supported.
In its most basic implementation, the buffer will allow an extended number of slave
devices to be attached to one (or more) master devices. In this case, all master devices
would be positioned on the Sxx_IN side of the PCA9605.
The direction pin (DIR) further enhances this function by allowing the unidirectional clock
signal to be reversed, thus allowing master devices on both sides of the buffer.
The enable (EN) function allows sections of the bus to be isolated. Individual parts of the
system can be brought on-line successively. This means a controlled start-up using a
diverse range of components, operating speeds and loads is easily achieved.
PCA9605
Simple 2-wire bus buffer
Rev. 1 — 28 February 2011
Simple impedance isolating buffer for 2-wire buses
30 mA maximum static open-drain pull-down capability supports a wide range of bus
standards
Works with I
and high power mode), and PMBus
Fast switching times allow operation in excess of 1 MHz
Enable allows bus segments to be disconnected
Hysteresis on inputs provides noise immunity
Operating voltages from 2.7 V to 5.5 V
Very low supply current
Uncomplicated characteristics suitable for quick implementation in most common
2-wire bus applications
2
C-bus, SMBus, DDC, PMBus, and other systems based on similar principles.
2
C-bus (Standard-mode, Fast-mode, Fast-mode Plus), SMBus (standard
Product data sheet

Related parts for PCA9605

PCA9605 Summary of contents

Page 1

... The buffer extends the bus load limit by buffering both the SCL and SDA lines, allowing the maximum permissible bus capacitance on both sides of the buffer. The PCA9605 includes a unidirectional buffer for the clock signal, and a bidirectional buffer for the data signal. Slave devices which employ clock stretching are therefore not supported ...

Page 2

... enable SDA_IN 6 SDA SCL_IN 3 SCL DIR 5 direction Block diagram of PCA9605 All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer PCA9605 7 SDA_OUT SDA 2 SCL_OUT ...

Page 3

... The power supply voltage for the PCA9605 may be any voltage in the range 2 5.5 V. The IC supply must be common with the supply for the bus. Hysteresis on the ports is a percentage of the IC’s power supply, hence noise margin considerations should be taken into account when selecting an operating voltage. ...

Page 4

... C-bus and SMBus protocols), and thus data signal set-up time All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer © NXP B.V. 2011. All rights reserved ...

Page 5

... OL = 100  All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer Min 0.3 [1]  0 55  5.5 V unless otherwise specified Min Typ 2 ...

Page 6

... V unless otherwise specified Min Typ 2 100 - 200 - - - 2 100 - 200 - - - [ [ Sxx_IN Sxx_OUT time 002aaf332 PCA9605 Max Unit - 0 0.1  0 0.1  © NXP B.V. 2011. All rights reserved ...

Page 7

... V DD 2.7 V 100 0 − Typical LOW-level output voltage versus ambient temperature , it will release its control of the buffer direction. unlock ) by another device, it will unlock PCA9605 002aaf334 (V) DD 002aaf360 100 150 T (C) amb and give lock at which point the IH © NXP B.V. 2011. All rights reserved. ...

Page 8

... Product data sheet volts will appear on the side that was the ‘input’ and unlock shows clock and data being buffered through the PCA9605. Channel 3 shows also shows a glitch occurring on the SDA_OUT port (upper right corner). A more Figure 10. In this case, the side acting as the ‘input’ ...

Page 9

... Figure 2 C-bus address byte transaction All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer 002aaf339 12. SDA_IN and SDA_OUT are shown at the top 002aaf340 © NXP B.V. 2011. All rights reserved. ...

Page 10

... Fig 13. Typical communication sequence through the PCA9605 Figure 14 single master on the Sxx_IN side of the buffer. One or more PCA9605s can be connected to this master, giving multiple isolated bus sections on which the slaves are located. Each bus section can have the maximum permissible load capacitance, and this capacitance will not influence any other bus section ...

Page 11

... Sxx_IN side of the IC. However, to locate a master on the Sxx_OUT side and have that master be able to communicate with devices on the Sxx_IN side, it must either have direct control over the direction pin (DIR) of the PCA9605 must request another controlling master to change the direction. In IRQ to signal to U2 that requests a direction change. Once in control, it could alternatively use the bus to signal ‘ ...

Page 12

... NXP Semiconductors BUS MASTER U2 Fig 15. PCA9605 with masters on both sides of buffer Multiplexers such as the PCA9544A are simple analog switches which provide no capacitive load isolation between connected branches. enhancing an I branch. being an excellent way to eliminate the requirement for a master to dedicate pins to enabling multiple PCA9605 devices. ...

Page 13

... NXP Semiconductors demultiplexer Fig 17. PCA9605 bus multiplexer application driven from a simple logic device SCL SDA Fig 18. PCA9605 bus multiplexer application driven from an I PCA9605 Product data sheet R1 1.8 kΩ SCL SDA 74LS137 Y4 3-to 1.1 kΩ ...

Page 14

... Simple 2-wire bus buffer θ detail 6.2 1.0 0.7 1.05 0.25 0.25 5.8 0.4 0.6 0.039 0.028 0.041 0.01 0.01 0.016 0.024 EUROPEAN PROJECTION PCA9605 SOT96 (1) θ 0.7 0.1 0 0.028 0.004 0.012 ISSUE DATE 99-12-27 03-02-18 © NXP B.V. 2011. All rights reserved ...

Page 15

... All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 Simple 2-wire bus buffer θ detail 5.1 0.7 0.94 0.1 0.1 0.1 4.7 0.4 EUROPEAN PROJECTION PCA9605 SOT505 (1) θ Z 0.70 6° 0.35 0° ISSUE DATE 99-04-09 03-02-18 © NXP B.V. 2011. All rights reserved ...

Page 16

... Package placement • Inspection and repair • Lead-free soldering versus SnPb soldering PCA9605 Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer © NXP B.V. 2011. All rights reserved ...

Page 17

... Package reflow temperature (C) 3 Volume (mm ) < 350 260 260 250 Figure 21. All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer Figure 21) than a SnPb process, thus  350 220 220 350 to 2000 > 2000 260 260 250 ...

Page 18

... System Management Bus 2 C-bus specification and user manual — , Rev 03, 19 June 2007; www.nxp.com/documents/user_manual/UM10204.pdf All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer peak temperature time 001aac844 © NXP B.V. 2011. All rights reserved. ...

Page 19

... NXP Semiconductors 16. Revision history Table 8. Revision history Document ID Release date PCA9605 v.1 20110228 PCA9605 Product data sheet Data sheet status Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer Change notice ...

Page 20

... Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer © NXP B.V. 2011. All rights reserved ...

Page 21

... Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners C-bus — logo is a trademark of NXP B.V. http://www.nxp.com salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. Rev. 1 — 28 February 2011 PCA9605 Simple 2-wire bus buffer © NXP B.V. 2011. All rights reserved ...

Page 22

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2011. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com PCA9605 All rights reserved. Date of release: 28 February 2011 Document identifier: PCA9605 ...

Related keywords