The LPC1759 is a Cortex-M3 microcontroller for embedded applications featuring a high level of integration and low power consumption at frequencies of 120 MHz

LPC1759FBD80

Manufacturer Part NumberLPC1759FBD80
DescriptionThe LPC1759 is a Cortex-M3 microcontroller for embedded applications featuring a high level of integration and low power consumption at frequencies of 120 MHz
ManufacturerNXP Semiconductors
LPC1759FBD80 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
Page 34/74

Download datasheet (2Mb)Embed
PrevNext
NXP Semiconductors
Fig 5.
7.30 System control
7.30.1 Reset
Reset has four sources on the LPC17xx: the RESET pin, the Watchdog reset, power-on
reset (POR), and the BrownOut Detection (BOD) circuit. The RESET pin is a Schmitt
trigger input pin. Assertion of chip Reset by any source, once the operating voltage attains
a usable level, causes the RSTOUT pin to go LOW and starts the wake-up timer (see
description in
until the external Reset is de-asserted, the oscillator is running, a fixed number of clocks
have passed, and the flash controller has completed its initialization. Once reset is
de-asserted, or, in case of a BOD-triggered reset, once the voltage rises above the BOD
threshold, the RSTOUT pin goes HIGH.
When the internal Reset is removed, the processor begins executing at address 0, which
is initially the Reset vector mapped from the boot block. At that point, all of the processor
and peripheral registers have been initialized to predetermined values.
LPC1759_58_56_54_52_51
Product data sheet
LPC1759/58/56/54/52/51
LPC17xx
V
to I/O pads
DD(3V3)
V
SS
V
DD(REG)(3V3)
MAIN POWER DOMAIN
POWER
VBAT
SELECTOR
RTCX1
32 kHz
OSCILLATOR
RTCX2
RTC POWER DOMAIN
V
DDA
VREFP
VREFN
V
SSA
ADC POWER DOMAIN
Power distribution
Section
7.29.4). The wake-up timer ensures that reset remains asserted
All information provided in this document is subject to legal disclaimers.
Rev. 7 — 29 March 2011
32-bit ARM Cortex-M3 microcontroller
to core
REGULATOR
to memories,
peripherals,
oscillators,
PLLs
ULTRA LOW-POWER
REGULATOR
BACKUP REGISTERS
REAL-TIME CLOCK
DAC
ADC
002aad978
© NXP B.V. 2011. All rights reserved.
34 of 74