LPC1765FET100 NXP Semiconductors, LPC1765FET100 Datasheet - Page 7

• Manufacturer Part Number: LPC1765FET100
• Description: The LPC1765 is a Cortex-M3 microcontroller for embedded applications featuring a high level of integration and low power consumption at frequencies of 100 MHz
• Manufacturer: NXP Semiconductors

NXP Semiconductors
LPC1769_68_67_66_65_64_63
Product data sheet
Table 3.
Pin Symbol
5
9
Row C
1
5
9
Row D
1
5
9
Row E
1
5
9
Row F
1
5
9
Row G
1
5
9
Row H
1
5
9
P1[9]/ENET_RXD0
P2[0]/PWM1[1]/TXD1
TCK/SWDCLK
P1[8]/ENET_CRS
V
P0[24]/AD0[1]/
P1[0]/ENET_TXD0
P2[4]/PWM1[5]/
DSR1/TRACEDATA[1]
V
P0[23]/AD0[0]/
P2[7]/RD2/RTS1
VREFN
P1[21]/MCABORT/
PWM1[3]/SSEL0
P0[17]/CTS1/
MISO0/MISO
RTCX2
P1[25]/MCOA1/
MAT1[1]
P0[20]/DTR1/SCL1
P1[30]/V
P1[24]/MCI2/
V
I2SRX_WS/CAP3[1]
I2SRX_CLK/CAP3[0]
AD0[4]
PWM1[5]/MOSI0
SS
SSA
DD(3V3)
Pin allocation table
BUS
/
6
6
2
10
Pin Symbol
10
2
10
2
6
10
2
6
10
2
6
10
6
2
6
10
…continued
P1[17]/
ENET_MDIO
P2[1]/PWM1[2]/RXD1
TRST
P1[15]/
ENET_REF_CLK
V
P0[25]/AD0[2]/
I2SRX_SDA/TXD3
P1[14]/ENET_RX_ER
P2[5]/PWM1[6]/
DTR1/TRACEDATA[0]
V
P4[29]/TX_MCLK/
MAT2[1]/RXD3
P2[8]/TD2/TXD2
RTCX1
P0[18]/DCD1/
MOSI0/MOSI
P0[15]/TXD1/
SCK0/SCK
VBAT
P1[29]/MCOB2/
PCAP1[1]/MAT0[1]
P0[19]/DSR1/SDA1
XTAL1
V
P0[22]/RTS1/TD1
DD(3V3)
DDA
DD(REG)(3V3)
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 14 November 2011
LPC1769/68/67/66/65/64/63
Pin Symbol
7
11
3
7
11
3
7
11
3
7
11
3
7
11
3
7
11
3
7
11
V
-
TDI
P4[28]/RX_MCLK/
MAT2[0]/TXD3
-
P0[26]/AD0[3]/
AOUT/RXD3
P0[5]/I2SRX_WS/
TD2/CAP2[1]
-
VREFP
P2[3]/PWM1[4]/
DCD1/TRACEDATA[2]
-
RESET
P2[9]/USB_CONNECT/
RXD2
-
XTAL2
V
-
P3[25]/MAT0[0]/
PWM1[2]
P0[10]/TXD2/
SDA2/MAT3[0]
-
SS
SS
32-bit ARM Cortex-M3 microcontroller
Pin Symbol
8
12
4
8
12
4
8
12
4
8
12
4
8
12
4
8
12
4
8
12
P0[6]/I2SRX_SDA/
SSEL1/MAT2[0]
-
P0[2]/TXD0/AD0[7]
P0[8]/I2STX_WS/
MISO1/MAT2[2]
-
n.c.
P2[2]/PWM1[3]/
CTS1/TRACEDATA[3]
-
n.c.
P2[6]/PCAP1[0]/
RI1/TRACECLK
-
P1[31]/SCK1/
AD0[5]
P0[16]/RXD1/
SSEL0/SSEL
-
P0[30]/USB_D
P0[21]/RI1/RD1
-
P1[18]/USB_UP_LED/
PWM1[1]/CAP1[0]
P2[11]/EINT1/
I2STX_CLK
-
© NXP B.V. 2011. All rights reserved.
7 of 82