LPC2420_60

Manufacturer Part NumberLPC2420_60
DescriptionNXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
ManufacturerNXP Semiconductors
LPC2420_60 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 18/86

Download datasheet (497Kb)Embed
PrevNext
NXP Semiconductors
Table 4.
Pin description
…continued
Symbol
Pin
[6]
P2[12]/EINT2/
106
MCIDAT2/
I2STX_WS
[6]
P2[13]/EINT3/
102
MCIDAT3/
I2STX_SDA
[6]
P2[14]/CS2/
91
CAP2[0]/SDA1
[6]
P2[15]/CS3/
99
CAP2[1]/SCL1
[1]
P2[16]/CAS
87
[1]
P2[17]/RAS
95
[1]
P2[18]/
59
CLKOUT0
[1]
P2[19]/
67
CLKOUT1
[1]
P2[20]/DYCS0
73
[1]
P2[21]/DYCS1
81
[1]
P2[22]/DYCS2/
85
CAP3[0]/SCK0
[1]
P2[23]/DYCS3/
64
CAP3[1]/SSEL0
[1]
P2[24]/
53
CKEOUT0
LPC2420_60
Product data sheet
Ball
Type
Description
[6]
N14
I/O
P2[12] — General purpose digital input/output pin.
I
EINT2 — External interrupt 2 input.
I/O
MCIDAT2 — Data line 2 for SD/MMC interface.
I/O
I2STX_WS — Transmit Word Select. It is driven by the master and
received by the slave. Corresponds to the signal WS in the I
specification.
[6]
T16
I/O
P2[13] — General purpose digital input/output pin.
I
EINT3 — External interrupt 3 input.
I/O
MCIDAT3 — Data line 3 for SD/MMC interface.
I/O
I2STX_SDA — Transmit data. It is driven by the transmitter and read
by the receiver. Corresponds to the signal SD in the I
specification.
[6]
R12
I/O
P2[14] — General purpose digital input/output pin.
O
CS2 — LOW active Chip Select 2 signal.
I
CAP2[0] — Capture input for Timer 2, channel 0.
2
I/O
SDA1 — I
C1 data input/output (this is not an open-drain pin).
[6]
P13
I/O
P2[15] — General purpose digital input/output pin.
O
CS3 — LOW active Chip Select 3 signal.
I
CAP2[1] — Capture input for Timer 2, channel 1.
2
I/O
SCL1 — I
C1 clock input/output (this is not an open-drain pin).
[1]
R11
I/O
P2[16] — General purpose digital input/output pin.
O
CAS — LOW active SDRAM Column Address Strobe.
[1]
R13
I/O
P2[17] — General purpose digital input/output pin.
O
RAS — LOW active SDRAM Row Address Strobe.
[1]
U3
I/O
P2[18] — General purpose digital input/output pin.
O
CLKOUT0 — SDRAM clock 0.
[1]
R7
I/O
P2[19] — General purpose digital input/output pin.
O
CLKOUT1 — SDRAM clock 1.
[1]
T8
I/O
P2[20] — General purpose digital input/output pin.
O
DYCS0 — SDRAM chip select 0.
[1]
U11
I/O
P2[21] — General purpose digital input/output pin.
O
DYCS1 — SDRAM chip select 1.
[1]
U12
I/O
P2[22] — General purpose digital input/output pin.
O
DYCS2 — SDRAM chip select 2.
I
CAP3[0] — Capture input for Timer 3, channel 0.
I/O
SCK0 — Serial clock for SSP0.
[1]
U5
I/O
P2[23] — General purpose digital input/output pin.
O
DYCS3 — SDRAM chip select 3.
I
CAP3[1] — Capture input for Timer 3, channel 1.
I/O
SSEL0 — Slave Select for SSP0.
[1]
P5
I/O
P2[24] — General purpose digital input/output pin.
O
CKEOUT0 — SDRAM clock enable 0.
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 22 September 2011
LPC2420/2460
Flashless 16-bit/32-bit microcontroller
2
S-bus
© NXP B.V. 2011. All rights reserved.
2
S-bus
18 of 86