LPC2420_60

Manufacturer Part NumberLPC2420_60
DescriptionNXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
ManufacturerNXP Semiconductors
LPC2420_60 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 27/86

Download datasheet (497Kb)Embed
PrevNext
NXP Semiconductors
The Thumb set’s 16-bit instruction length allows it to approach higher density compared to
standard ARM code while retaining most of the ARM’s performance.
7.2 On-chip SRAM
The LPC2420/2460 includes a SRAM memory of 64 kB reserved for the ARM processor
exclusive use. This RAM may be used for code and/or data storage and may be accessed
as 8 bits, 16 bits, and 32 bits.
A 16 kB SRAM block serving as a buffer for the Ethernet controller (LPC2460 only) and a
16 kB SRAM associated with the second AHB can be used both for data and code
storage, too. The 2 kB RTC SRAM can be used for data storage only. The RTC SRAM is
battery powered and retains the content in the absence of the main power supply.
7.3 Memory map
The LPC2420/2460 memory map incorporates several distinct regions as shown in
Table 5
In addition, the CPU interrupt vectors may be remapped to allow them to reside in either
boot ROM or SRAM (see
Table 5.
Address range General use
0x0000 0000 to
0x3FFF FFFF
0x4000 0000 to
0x7FFF FFFF
0x8000 0000 to
0xDFFF FFFF
0xE000 0000 to
0xEFFF FFFF
0xF000 0000 to
0xFFFF FFFF
LPC2420_60
Product data sheet
and
Figure
4.
Section
7.25.6).
LPC2420/2460 memory usage and details
Address range details and description
fast I/O
0x3FFF C000 to 0x3FFF FFFF
on-chip RAM
0x4000 0000 to 0x4000 FFFF
0x7FE0 0000 to 0x7FE0 3FFF
0x7FD0 0000 to 0x7FD0 3FFF
off-chip memory
Four static memory banks, 16 MB each
0x8000 0000 to 0x80FF FFFF
0x8100 0000 to 0x81FF FFFF
0x8200 0000 to 0x82FF FFFF
0x8300 0000 to 0x83FF FFFF
Four dynamic memory banks, 256 MB each
0xA000 0000 to 0xAFFF FFFF
0xB000 0000 to 0xBFFF FFFF
0xC000 0000 to 0xCFFF FFFF
0xD000 0000 to 0xDFFF FFFF
APB peripherals
36 peripheral blocks, 16 kB each
AHB peripherals
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 22 September 2011
LPC2420/2460
Flashless 16-bit/32-bit microcontroller
fast GPIO registers
RAM (64 kB)
Ethernet RAM (16 kB)
(LPC2460 only)
USB RAM (16 kB)
static memory bank 0
static memory bank 1
static memory bank 2
static memory bank 3
dynamic memory bank 0
dynamic memory bank 1
dynamic memory bank 2
dynamic memory bank 3
© NXP B.V. 2011. All rights reserved.
27 of 86