LPC2420_60

Manufacturer Part NumberLPC2420_60
DescriptionNXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
ManufacturerNXP Semiconductors
LPC2420_60 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 28/86

Download datasheet (497Kb)Embed
PrevNext
NXP Semiconductors
3.75 GB
Fig 4. LPC2420/2460 memory map
7.4 Interrupt controller
The ARM processor core has two interrupt inputs called Interrupt Request (IRQ) and Fast
Interrupt Request (FIQ). The VIC takes 32 interrupt request inputs which can be
programmed as FIQ or vectored IRQ types. The programmable assignment scheme
means that priorities of interrupts from the various peripherals can be dynamically
assigned and adjusted.
FIQs have the highest priority. If more than one request is assigned to FIQ, the VIC ORs
the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ
latency is achieved when only one request is classified as FIQ, because then the FIQ
LPC2420_60
Product data sheet
4.0 GB
AHB PERIPHERALS
APB PERIPHERALS
3.5 GB
EXTERNAL STATIC AND DYNAMIC MEMORY
2.0 GB
RESERVED ADDRESS SPACE
ON-CHIP STATIC RAM
1.0 GB
SPECIAL REGISTERS
RESERVED ADDRESS SPACE
0.0 GB
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 22 September 2011
LPC2420/2460
Flashless 16-bit/32-bit microcontroller
BOOT ROM
002aad316
0xFFFF FFFF
0xF000 0000
0xE000 0000
0x8000 0000
0x7FFF FFFF
0x4000 0000
0x3FFF FFFF
0x3FFF 8000
0x0000 0000
© NXP B.V. 2011. All rights reserved.
28 of 86