LPC2420_60

Manufacturer Part NumberLPC2420_60
DescriptionNXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
ManufacturerNXP Semiconductors
LPC2420_60 datasheet
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
Page 64/86

Download datasheet (497Kb)Embed
PrevNext
NXP Semiconductors
T
PERIOD
differential
data lines
Fig 16. Differential data-to-EOP transition skew and EOP width
shifting edges
SCK
MOSI
MISO
Fig 17. MISO line set-up time in SSP Master mode
Fig 18. Signal timing
LPC2420_60
Product data sheet
crossover point
crossover point
differential data to
SE0/EOP skew
n × T
+ t
PERIOD
FDEOP
t
su(SPI_MISO)
reference
clock
t
d(XXX)
output signal (O)
input signal (I)
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 22 September 2011
LPC2420/2460
Flashless 16-bit/32-bit microcontroller
extended
source EOP width: t
receiver EOP width: t
sampling edges
002aad326
t
h(XXX)
t
t
su(D)
h(D)
FEOPT
, t
EOPR1
EOPR2
002aab561
002aad636
© NXP B.V. 2011. All rights reserved.
64 of 86