EP4CE15E22C8

Manufacturer Part NumberEP4CE15E22C8
DescriptionIC CYCLONE IV FPGA 15K 144EQFP
ManufacturerAltera Corporation
SeriesCYCLONE® IV E
EP4CE15E22C8 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of EP4CE15E22C8

Number Of Logic Elements/cells15408Number Of Labs/clbs963
Total Ram Bits516096Number Of I /o81
Number Of Gates-Voltage - Supply1.15 V ~ 1.25 V
Mounting TypeSurface MountOperating Temperature0°C ~ 85°C
Package / Case144-LQFP Exposed PadLead Free StatusContains lead
Rohs StatusRoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
Page 20/44

Download datasheet (663Kb)Embed
PrevNext
1–20
Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 4 of 4)—Preliminary
Symbol/
Conditions
Description
PLD-Transceiver Interface
Interface speed
(F324 and smaller
package)
Interface speed
(F484 and larger
package)
Digital reset pulse
width
Notes to
Table
1–21:
(1) This specification is valid for transmitter output jitter specification with a maximum total jitter value of 112 ps, typically for 3.125 Gbps SRIO and XAUI
protocols.
(2) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in Transmitter Only mode. The minimum reconfig_clk frequency
is 37.5 MHz if the transceiver channel is configured in Receiver Only or Receiver and Transmitter mode.
(3) The device cannot tolerate prolonged operation at this absolute maximum.
(4) The rate matcher supports only up to ±300 parts per million (ppm).
(5) Supported for the N148, F169, and F324 device packages only.
(6) Supported for the F484, F672, and F896 device packages only. Pending device characterization.
(7) To support CDR ppm tolerance greater than ±300 ppm, implement ppm detector in user logic and configure CDR to Manual Lock Mode.
(8) Asynchronous spread-spectrum clocking is not supported.
(9) For the EP4CGX30 (F484 package only), EP4CGX50, and EP4CGX75 devices, the CDR ppl tolerance is ±200 ppm.
(10) Time taken until pll_locked goes high after pll_powerdown deasserts.
(11) Time that the CDR must be kept in lock-to-reference mode after rx_analogreset deasserts and before rx_locktodata is asserted in manual mode.
(12) Time taken to recover valid data after the rx_locktodata signal is asserted in manual mode
automatic mode
(Figure
1–3).
(13) Time taken to recover valid data after the rx_locktodata signal is asserted in manual mode.
(14) Time taken to recover valid data after the rx_freqlocked signal goes high in automatic mode.
Cyclone IV Device Handbook,
Volume 3
C6
C7, I7
Min
Typ
Max
Min
Typ
25
125
25
25
156.25
25
Minimum is 2 parallel clock cycles
(Figure
Chapter 1: Cyclone IV Device Datasheet
Switching Characteristics
C8
Max
Min
Typ
Max
125
25
125
156.25
25
156.25
1–2), or after rx_freqlocked signal goes high in
November 2011 Altera Corporation
Unit
MHz
MHz