STM32F105V8 STMicroelectronics, STM32F105V8 Datasheet - Page 102

no-image

STM32F105V8

Manufacturer Part Number
STM32F105V8
Description
Mainstream Connectivity line, ARM Cortex-M3 MCU with 64 Kbytes Flash, 72 MHz CPU, CAN, USB 2.0 OTG
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F105V8

Core
ARM 32-bit Cortex™-M3 CPU
Conversion Range
0 to 3.6 V
Dma
12-channel DMA controller
Supported Peripherals
timers, ADCs, DAC, I2Ss, SPIs, I2Cs and USARTs
Systick Timer
a 24-bit downcounter
10/100 Ethernet Mac With Dedicated Dma And Sram (4 Kbytes)
IEEE1588 hardware support, MII/RMII available on all packages

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F105V8T6
Manufacturer:
AMIC
Quantity:
101
Part Number:
STM32F105V8T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F105V8T6
Manufacturer:
ST
0
Revision history
102/104
Table 65.
11-May-2010
01-Aug-2011
Date
Document revision history (continued)
Revision
5
6
Added BGA package.
Table 5: Pin
ETH_RMII_RXD0 and ETH_RMII_RXD1 added in remap column for
PD9 and PD10, respectively.
Note added to ETH_MII_RX_DV, ETH_MII_RXD0, ETH_MII_RXD1,
ETH_MII_RXD2 and ETH_MII_RXD3
Updated
Added
to
Updated
Updated
Updated
Updated
for SMI on page
Updated
for RMII on page 72
Updated
Updated
Changed SRAM size to 64 KB on all parts.
Updated PD0 and PD1 description in
page 26
Updated footnotes below
and
Updated tw min in
characteristics on page 45
Updated startup time in
(fLSE = 32.768 kHz) on page 48
Added
page 55
Updated
Add Interna code V to
page 89
Doc ID 15274 Rev 6
Figure 21: 5 V tolerant I/O input characteristics - TTL port
Table 7: Current characteristics on page 34
Figure 18: Standard I/O input characteristics - CMOS port
Section 5.3.12: I/O current injection characteristics on
Table 36: I/O static characteristics on page 55
Table 43: SPI characteristics on page
Table 44: I2S characteristics on page
Table 48: Ethernet DC electrical characteristics on page
Table 49: Dynamic characteristics: Ethernet MAC signals
Table 50: Dynamic characteristics: Ethernet MAC signals
Figure 55: USB OTG FS + Ethernet solution on page
Figure 56: USB OTG FS + I2S (Audio) solution on page 96
Table 36: I/O static characteristics on page 55
definitions:
71.
Table 20: High-speed external user clock
Table 62: Ordering information scheme on
Table 23: LSE oscillator characteristics
Table 6: Voltage characteristics on page 34
Changes
STM32F105xx, STM32F107xx
Table 5: Pin definitions on
68.
65.
96.
71.

Related parts for STM32F105V8