STM32F103T8

Manufacturer Part NumberSTM32F103T8
DescriptionMainstream Performance line, ARM Cortex-M3 MCU with 64 Kbytes Flash, 72 MHz CPU, motor control, USB and CAN
ManufacturerSTMicroelectronics
STM32F103T8 datasheet
 

Specifications of STM32F103T8

Conversion Range0 to 3.6 VPeripherals Supportedtimers, ADC, SPIs, I2Cs and USARTs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
Page 69/99

Download datasheet (2Mb)Embed
PrevNext
STM32F103x8, STM32F103xB
SPI interface characteristics
Unless otherwise specified, the parameters given in
performed under the ambient temperature, f
conditions summarized in
Refer to
Section 5.3.12: I/O current injection characteristics
input/output alternate function characteristics (NSS, SCK, MOSI, MISO).
Table 42.
SPI characteristics
Symbol
f
SCK
SPI clock frequency
1/t
c(SCK)
t
SPI clock rise and fall
r(SCK)
t
time
f(SCK)
SPI slave input clock
DuCy(SCK)
duty cycle
(1)
t
NSS setup time
su(NSS)
(1)
t
NSS hold time
h(NSS)
(1)
t
w(SCKH)
SCK high and low time
(1)
t
w(SCKL)
(1)
t
su(MI)
Data input setup time
(1)
t
su(SI)
(1)
t
h(MI)
Data input hold time
(1)
t
h(SI)
Data output access
(1)(2)
t
a(SO)
time
Data output disable
(1)(3)
t
dis(SO)
time
(1)
t
Data output valid time Slave mode (after enable edge)
v(SO)
(1)
t
Data output valid time Master mode (after enable edge)
v(MO)
(1)
t
h(SO)
Data output hold time
(1)
t
h(MO)
1. Based on characterization, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
the data in Hi-Z
PCLKx
Table
9.
Parameter
Conditions
Master mode
Slave mode
Capacitive load: C = 30 pF
Slave mode
Slave mode
Slave mode
Master mode, f
PCLK
presc = 4
Master mode
Slave mode
Master mode
Slave mode
Slave mode, f
PCLK
Slave mode
Slave mode (after enable edge)
Master mode (after enable edge)
Doc ID 13587 Rev 13
Electrical characteristics
Table 42
are derived from tests
frequency and V
supply voltage
DD
for more details on the
Min
Max
18
18
8
30
70
4t
PCLK
2t
PCLK
= 36 MHz,
50
60
5
5
5
4
= 20 MHz
0
3t
PCLK
2
10
25
5
15
2
Unit
MHz
ns
%
ns
69/99