STM32F103T8

Manufacturer Part NumberSTM32F103T8
DescriptionMainstream Performance line, ARM Cortex-M3 MCU with 64 Kbytes Flash, 72 MHz CPU, motor control, USB and CAN
ManufacturerSTMicroelectronics
STM32F103T8 datasheet
 

Specifications of STM32F103T8

Conversion Range0 to 3.6 VPeripherals Supportedtimers, ADC, SPIs, I2Cs and USARTs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
Page 70/99

Download datasheet (2Mb)Embed
PrevNext
Electrical characteristics
Figure 32. SPI timing diagram - slave mode and CPHA = 0
NSS input
t SU(NSS)
CPHA= 0
CPOL=0
t w(SCKH)
CPHA= 0
t w(SCKL)
CPOL=1
t a(SO)
MISO
OUT P UT
t su(SI)
MOSI
I NPUT
Figure 33. SPI timing diagram - slave mode and CPHA = 1
NSS input
t SU(NSS)
CPHA=1
CPOL=0
t w(SCKH)
CPHA=1
t w(SCKL)
CPOL=1
t a(SO)
MISO
OUT P UT
t su(SI)
MOSI
I NPUT
1. Measurement points are done at CMOS levels: 0.3V
70/99
t c(SCK)
t v(SO)
t h(SO)
MS B O UT
BI T6 OUT
M SB IN
B I T1 IN
t h(SI)
t c(SCK)
t v(SO)
MS B O UT
BI T6 OUT
t h(SI)
M SB IN
B I T1 IN
and 0.7V
.
DD
DD
Doc ID 13587 Rev 13
STM32F103x8, STM32F103xB
t h(NSS)
t r(SCK)
t dis(SO)
t f(SCK)
LSB OUT
LSB IN
(1)
t h(NSS)
t r(SCK)
t h(SO)
t dis(SO)
t f(SCK)
LSB OUT
LSB IN
ai14134c
ai14135