STM32F103T8

Manufacturer Part NumberSTM32F103T8
DescriptionMainstream Performance line, ARM Cortex-M3 MCU with 64 Kbytes Flash, 72 MHz CPU, motor control, USB and CAN
ManufacturerSTMicroelectronics
STM32F103T8 datasheet
 

Specifications of STM32F103T8

Conversion Range0 to 3.6 VPeripherals Supportedtimers, ADC, SPIs, I2Cs and USARTs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
Page 92/99

Download datasheet (2Mb)Embed
PrevNext
Revision history
8
Revision history
Table 60.
Document revision history
Date
Revision
01-jun-2007
20-Jul-2007
92/99
1
Initial release.
Flash memory size modified in
BGA100 pins added to
Table 5: Medium-density STM32F103xx pin
definitions.
Figure 3: STM32F103xx performance line LFBGA100
ballout
added.
T
changed to T
in
HSE
LSE
AC timing
diagram. V
BAT
t
changed to t
SU(LSE)
SU(HSE)
characteristics. I
max value added to
DD(HSI)
characteristics.
Sample size modified and machine model removed in
discharge
(ESD).
Number of parts modified and standard reference updated in
latch-up. 25 °C and 85 °C conditions removed and class name modified
in
Table 33: Electrical
sensitivities. R
added to
Table 35: I/O static
added to
Table 38: NRST pin
2
Figure 31: I2C bus AC waveforms and measurement circuit
Figure 30: Recommended NRST pin protection
Notes removed below
Table
I
typical values changed in
DD
in Run and Sleep
modes.
t
, V
value, t
and f
STAB
REF+
lat
characteristics.
In
Table 29: Flash memory endurance and data
endurance and data retention for T
T
= 25 °C removed.
A
V
changed to V
BG
REFINT
voltage. Document title changed.
section modified.
Figure 13: Power supply scheme
Features on page 1
list optimized. Small text changes.
Doc ID 13587 Rev 13
STM32F103x8, STM32F103xB
Changes
Note
8,
Note
5,
Note
7,
Note 9
Figure 22: Low-speed external clock source
ranged modified in
Power supply
in
Table 22: HSE 4-16 MHz oscillator
Table 24: HSI oscillator
Electrostatic
and R
min and max values
PU
PD
characteristics. R
min and max values
PU
characteristics.
corrected.
9,
Table
38,
Table
44.
Table 11: Maximum current consumption
Table 39: TIMx characteristics
modified.
added to
Table 46: ADC
TRIG
retention, typical
= 85 °C added, data retention for
A
in
Table 12: Embedded internal reference
Controller area network (CAN)
modified.
and
schemes.
Static
and