STM32F101C8

Manufacturer Part NumberSTM32F101C8
DescriptionMainstream Access line, ARM Cortex-M3 MCU with 64 Kbytes Flash, 36 MHz CPU
ManufacturerSTMicroelectronics
STM32F101C8 datasheet
 

Specifications of STM32F101C8

Peripherals Supportedtimers, ADC, SPIs, I2Cs and USARTsConversion Range0 to 3.6 V
Systick Timer24-bit downcounter  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
Page 16/87

Download datasheet (2Mb)Embed
PrevNext
Description
2.3.6
External interrupt/event controller (EXTI)
The external interrupt/event controller consists of 19 edge detector lines used to generate
interrupt/event requests. Each line can be independently configured to select the trigger
event (rising edge, falling edge, both) and can be masked independently. A pending register
maintains the status of the interrupt requests. The EXTI can detect an external line with a
pulse width shorter than the Internal APB2 clock period. Up to 80 GPIOs can be connected
to the 16 external interrupt lines.
2.3.7
Clocks and startup
System clock selection is performed on startup, however the internal RC 8 MHz oscillator is
selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in
which case it is monitored for failure. If failure is detected, the system automatically switches
back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full
interrupt management of the PLL clock entry is available when necessary (for example on
failure of an indirectly used external crystal, resonator or oscillator).
Several prescalers allow the configuration of the AHB frequency, the high-speed APB
(APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and
the APB domains is 36 MHz. See
2.3.8
Boot modes
At startup, boot pins are used to select one of three boot options:
Boot from User Flash
Boot from System Memory
Boot from embedded SRAM
The boot loader is located in System Memory. It is used to reprogram the Flash memory by
using USART1. For further details please refer to AN2606.
2.3.9
Power supply schemes
V
= 2.0 to 3.6 V: External power supply for I/Os and the internal regulator.
DD
Provided externally through V
V
, V
SSA
DDA
and PLL (minimum voltage to be applied to V
V
and V
DDA
SSA
V
= 1.8 to 3.6 V: Power supply for RTC, external clock 32 kHz oscillator and backup
BAT
registers (through power switch) when V
For more details on how to connect power pins, refer to
2.3.10
Power supply supervisor
The device has an integrated power on reset (POR)/power down reset (PDR) circuitry. It is
always active, and ensures proper operation starting from/down to 2 V. The device remains
in reset mode when V
external reset circuit.
The device features an embedded programmable voltage detector (PVD) that monitors the
V
/V
power supply and compares it to the V
DD
DDA
generated when V
16/87
Figure 2
for details on the clock tree.
pins.
DD
= 2.0 to 3.6 V: External analog power supplies for ADC, Reset blocks, RCs
must be connected to V
DD
DD
is below a specified threshold, V
DD
/V
drops below the V
DD
DDA
PVD
Doc ID 13586 Rev 14
STM32F101x8, STM32F101xB
is 2.4 V when the ADC is used).
DDA
and V
, respectively.
SS
is not present.
Figure 11: Power supply
, without the need for an
POR/PDR
threshold. An interrupt can be
PVD
threshold and/or when V
/V
DD
scheme.
is higher
DDA