STM32F101VD STMicroelectronics, STM32F101VD Datasheet - Page 16

no-image

STM32F101VD

Manufacturer Part Number
STM32F101VD
Description
Mainstream Access line, ARM Cortex-M3 MCU with 384 Kbytes Flash, 36 MHz CPU
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F101VD

Core
ARM 32-bit Cortex™-M3 CPU
Conversion Range
0 to 3.6 V
Peripherals Supported
timers, ADC, DAC, SPIs, I2Cs and USARTs
Systick Timer
a 24-bit downcounter

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F101VD
Manufacturer:
ST
0
Part Number:
STM32F101VDT6
Manufacturer:
STMicroelectronics
Quantity:
30
Part Number:
STM32F101VDT6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F101VDT6
Manufacturer:
ST
0
Part Number:
STM32F101VDT6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F101VDT6TR
Manufacturer:
ST
0
Description
2.3.7
2.3.8
2.3.9
2.3.10
16/112
Nested vectored interrupt controller (NVIC)
The STM32F101xC, STM32F101xD and STM32F101xE access line embeds a nested
vectored interrupt controller able to handle up to 60 maskable interrupt channels (not
including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.
This hardware block provides flexible interrupt management features with minimal interrupt
latency.
External interrupt/event controller (EXTI)
The external interrupt/event controller consists of 19 edge detector lines used to generate
interrupt/event requests. Each line can be independently configured to select the trigger
event (rising edge, falling edge, both) and can be masked independently. A pending register
maintains the status of the interrupt requests. The EXTI can detect an external line with a
pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected
to the 16 external interrupt lines.
Clocks and startup
System clock selection is performed on startup, however the internal RC 8 MHz oscillator is
selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in
which case it is monitored for failure. If failure is detected, the system automatically switches
back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full
interrupt management of the PLL clock is available when necessary (for example with failure
of an indirectly used external oscillator).
Several prescalers are used to configure the AHB frequency, the high-speed APB (APB2)
domain and the low-speed APB (APB1) domain. The maximum frequency of the AHB and
APB domains is 36 MHz. See
Boot modes
At startup, boot pins are used to select one of three boot options:
The bootloader is located in system memory. It is used to reprogram the Flash memory by
using USART1.
Closely coupled NVIC gives low-latency interrupt processing
Interrupt entry vector table address passed directly to the core
Closely coupled NVIC core interface
Allows early processing of interrupts
Processing of late arriving higher priority interrupts
Support for tail-chaining
Processor state automatically saved
Interrupt entry restored on interrupt exit with no instruction overhead
Boot from user Flash: you have an option to boot from any of two memory banks. By
default, boot from Flash memory bank 1 is selected. You can choose to boot from Flash
memory bank 2 by setting a bit in the option bytes.
Boot from system memory
Boot from embedded SRAM
Figure 2
Doc ID 14610 Rev 8
for details on the clock tree.
STM32F101xC, STM32F101xD, STM32F101xE

Related parts for STM32F101VD