STM32F103ZC

Manufacturer Part NumberSTM32F103ZC
DescriptionMainstream Performance line, ARM Cortex-M3 MCU with 256 Kbytes Flash, 72 MHz CPU, motor control, USB and CAN
ManufacturerSTMicroelectronics
STM32F103ZC datasheet
 

Specifications of STM32F103ZC

CoreARM 32-bit Cortex™-M3 CPUConversion Range0 to 3.6 V
Dma12-channel DMA controllerSupported Peripheralstimers, ADCs, DAC, SDIO, I2Ss, SPIs, I2Cs and USARTs
Systick Timera 24-bit downcounter  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
Page 12/130

Download datasheet (2Mb)Embed
PrevNext
Description
Figure 1.
STM32F103xC, STM32F103xD and STM32F103xE performance line block diagram
TRACECLK
TRACED[0:3]
TPIU
as AS
Trace/trig
SW/JTAG
NJTRST
JTDI
JTCK/SWCLK
Cortex-M3 CPU
JTMS/SWDIO
JTDO
as AF
F max : 48/72 MHz
NVIC
GP DMA1
A[25:0]
7 channels
D[15:0]
CLK
GP DMA2
NOE
5 channels
NWE
NE[4:1]
NBL[1:0]
NWAIT
FSMC
NL (or NADV)
as AF
D[7:0]
SDIO
CMD
CK as AF
EXT.IT
112AF
WKUP
PA[15:0]
GPIO port A
PB[15:0]
GPIO port B
PC[15:0]
GPIO port C
PD[15:0]
GPIO port D
PE[15:0]
GPIO port E
PF[15:0]
GPIO port F
PG[15:0]
GPIO port G
4 channels
3 compl. channels
TIM1
BKIN, ETR as AF
4 channels
TIM8
3 compl. channels
BKIN, ETR as AF
SPI1
MOSI, MISO,
SCK, NSS as AF
RX, TX, CTS,
USART1
RTS, CK as AF
Temp. sensor
8 ADC123_INs
12-bit ADC1
IF
common to the 3 ADCs
8 ADC12_INs common
12-bit ADC2
IF
to ADC1 & ADC2
5 ADC3_INs on ADC3
12-bit ADC3
IF
V
REF–
@ V DDA
V
REF+
1. T
= –40 °C to +85 °C (suffix 6, see
A
105 °C or 125 °C, respectively.
2. AF = alternate function on I/O port pin.
12/130
STM32F103xC, STM32F103xD, STM32F103xE
Trace
Pbus
controller
Ibus
Flash 512 Kbytes
64 bit
Dbus
System
SRAM
@V DDA
64 KB
RC 8 MHz
RC 40 kHz
PLL
PCLK1
Reset &
PCLK2
Clock
HCLK
control
FCLK
AHB2
AHB2
APB2
APB1
SRAM 512 B
WWDG
TIM6
TIM7
Table
74) or –40 °C to +105 °C (suffix 7, see
Doc ID 14611 Rev 8
@V DD
Power
V DD
Volt. reg.
V SS
3.3 V to 1.8 V
@V DDA
Supply
NRST
supervision
POR
V DDA
POR / PDR
Reset
V SSA
PVD
Int
@V DD
OSC_IN
XTAL OSC
OSC_OUT
4-16 MHz
IWDG
Standby
interface
V BAT =1.8 V to 3.6 V
@ V BAT
OSC32_IN
XTAL 32kHz
OSC32_OUT
Backup
TAMPER-RTC/
RTC
reg
AWU
ALARM/SECOND OUT
Backup interface
4 channels, ETR as AF
TIM2
4 channels, ETR as AF
TIM3
TIM4
4 channels, ETR as AF
4 channels as AF
TIM5
RX, TX , CTS, RTS,
USART2
CK as AF
RX, TX, CTS, RTS,
USART3
CK as AF
RX,TX as AF
UART4
RX,TX as AF
UART5
MOSI/SD, MISO
SPI2 / I2S2
2x(8x16b
it)
SCK/CK, MCK, NSS/WS as AF
MOSI/SD, MISO
SPI3 / I2S3
2x(8x16b
it)
SCK/CK, MCK, NSS/WS as AF
I2C1
SCL, SDA, SMBA as AF
SCL, SDA, SMBA as AF
I2C2
bxCAN device
USBDP/CAN_TX
USBDM/CAN_RX
USB 2.0 FS
device
DAC_OUT1 as AF
IF IF
12bit DAC1
IF
DAC_OUT2 as AF
12bit DAC 2
@V DDA
Table
74), junction temperature up to
ai14666f