STM32F103ZC

Manufacturer Part NumberSTM32F103ZC
DescriptionMainstream Performance line, ARM Cortex-M3 MCU with 256 Kbytes Flash, 72 MHz CPU, motor control, USB and CAN
ManufacturerSTMicroelectronics
STM32F103ZC datasheet
 

Specifications of STM32F103ZC

CoreARM 32-bit Cortex™-M3 CPUConversion Range0 to 3.6 V
Dma12-channel DMA controllerSupported Peripheralstimers, ADCs, DAC, SDIO, I2Ss, SPIs, I2Cs and USARTs
Systick Timera 24-bit downcounter  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
Page 52/130

Download datasheet (2Mb)Embed
PrevNext
Electrical characteristics
Typical current consumption
The MCU is placed under the following conditions:
All I/O pins are in input mode with a static value at V
All peripherals are disabled except if it is explicitly mentioned.
The
access time is adjusted to f
Flash
wait state from 24 to 48 MHZ and 2 wait states above).
Ambient temperature and V
Prefetch is ON (Reminder: this bit must be set before clock setting and bus prescaling)
When the peripherals are enabled f
Table 18.
Typical current consumption in Run mode, code with data processing
running from Flash
Symbol
Parameter
Supply
I
current in
DD
Run mode
1. Typical values are measures at T
2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this
consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).
3. External clock is 8 MHz and PLL is on when f
52/130
STM32F103xC, STM32F103xD, STM32F103xE
frequency (0 wait state from 0 to 24 MHz, 1
HCLK
supply voltage conditions summarized in
DD
= f
/4, f
PCLK1
HCLK
Conditions
f
HCLK
72 MHz
48 MHz
36 MHz
24 MHz
16 MHz
(3)
External clock
8 MHz
4 MHz
2 MHz
1 MHz
500 kHz
125 kHz
64 MHz
48 MHz
36 MHz
24 MHz
Running on high
speed internal RC
16 MHz
(HSI), AHB
8 MHz
prescaler used to
4 MHz
reduce the
frequency
2 MHz
1 MHz
500 kHz
125 kHz
= 25 °C, V
= 3.3 V.
A
DD
> 8 MHz.
HCLK
Doc ID 14611 Rev 8
or V
(no load).
DD
SS
Table
2 = f
/2, f
= f
PCLK
HCLK
ADCCLK
PCLK2
(1)
Typ
All peripherals
All peripherals
(2)
enabled
disabled
51
30.5
34.6
20.7
26.6
16.2
18.5
11.4
12.8
8.2
7.2
5
4.2
3.1
2.7
2.1
2
1.7
1.6
1.4
1.3
1.2
45
27
34
20.1
26
15.6
17.9
10.8
12.2
7.6
6.6
4.4
3.6
2.5
2.1
1.5
1.4
1.1
1
0.8
0.7
0.6
10.
/4
Unit
mA
mA