STM32F103ZC

Manufacturer Part NumberSTM32F103ZC
DescriptionMainstream Performance line, ARM Cortex-M3 MCU with 256 Kbytes Flash, 72 MHz CPU, motor control, USB and CAN
ManufacturerSTMicroelectronics
STM32F103ZC datasheet
 

Specifications of STM32F103ZC

CoreARM 32-bit Cortex™-M3 CPUConversion Range0 to 3.6 V
Dma12-channel DMA controllerSupported Peripheralstimers, ADCs, DAC, SDIO, I2Ss, SPIs, I2Cs and USARTs
Systick Timera 24-bit downcounter  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
Page 89/130

Download datasheet (2Mb)Embed
PrevNext
STM32F103xC, STM32F103xD, STM32F103xE
Output voltage levels
Unless otherwise specified, the parameters given in
performed under ambient temperature and V
Table
10. All I/Os are CMOS and TTL compliant.
Table 47.
Output voltage characteristics
Symbol
Output low level voltage for an I/O pin
(1)
V
OL
when 8 pins are sunk at same time
Output high level voltage for an I/O pin
(3)
V
OH
when 8 pins are sourced at same time
Output low level voltage for an I/O pin
(1)
V
OL
when 8 pins are sunk at same time
Output high level voltage for an I/O pin
(3)
V
OH
when 8 pins are sourced at same time
Output low level voltage for an I/O pin
(1)(4)
V
OL
when 8 pins are sunk at same time
Output high level voltage for an I/O pin
(3)(4)
V
OH
when 8 pins are sourced at same time
Output low level voltage for an I/O pin
(1)(4)
V
OL
when 8 pins are sunk at same time
Output high level voltage for an I/O pin
(3)(4)
V
OH
when 8 pins are sourced at same time
1. The I
current sunk by the device must always respect the absolute maximum rating specified in
IO
and the sum of I
IO
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. The I
current sourced by the device must always respect the absolute maximum rating specified in
IO
Table 8
and the sum of I
4. Based on characterization data, not tested in production.
DD
Parameter
(I/O ports and control pins) must not exceed I
(I/O ports and control pins) must not exceed I
IO
Doc ID 14611 Rev 8
Electrical characteristics
Table 47
are derived from tests
supply voltage conditions summarized in
Conditions
Min
(2)
CMOS port
I
= +8 mA
IO
2.7 V < V
< 3.6 V
V
–0.4
DD
DD
(2)
TTL port
I
=+ 8mA
IO
2.7 V < V
< 3.6 V
2.4
DD
I
= +20 mA
IO
2.7 V < V
< 3.6 V
DD
V
–1.3
DD
I
= +6 mA
IO
2 V < V
< 2.7 V
DD
V
–0.4
DD
.
VSS
.
VDD
Max
Unit
0.4
V
0.4
V
1.3
V
0.4
V
Table 8
89/130