STM32F103T4 STMicroelectronics, STM32F103T4 Datasheet - Page 16

no-image

STM32F103T4

Manufacturer Part Number
STM32F103T4
Description
Mainstream Performance line, ARM Cortex-M3 MCU with 16 Kbytes Flash, 72 MHz CPU, motor control, USB and CAN
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F103T4

Conversion Range
0 to 3.6 V
Peripherals Supported
timers, ADC, SPIs, I2Cs and USARTs

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F103T4
Manufacturer:
ST
0
Part Number:
STM32F103T4U6A
Manufacturer:
STMicroelectronics
Quantity:
33
Part Number:
STM32F103T4U6A
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F103T4U6A
Manufacturer:
ST
0
Description
2.3.11
2.3.12
Note:
16/87
in reset mode when V
external reset circuit.
The device features an embedded programmable voltage detector (PVD) that monitors the
V
generated when V
than the V
message and/or put the MCU into a safe state. The PVD is enabled by software.
Refer to
V
Voltage regulator
The regulator has three operation modes: main (MR), low power (LPR) and power down.
This regulator is always enabled after reset. It is disabled in Standby mode, providing high
impedance output.
Low-power modes
The STM32F103xx performance line supports three low-power modes to achieve the best
compromise between low power consumption, short startup time and available wakeup
sources:
The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop
or Standby mode.
DD
POR/PDR
/V
MR is used in the nominal regulation mode (Run)
LPR is used in the Stop mode
Power down is used in Standby mode: the regulator output is in high impedance: the
kernel circuitry is powered down, inducing zero consumption (but the contents of the
registers and SRAM are lost)
Sleep mode
In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can
wake up the CPU when an interrupt/event occurs.
Stop mode
The Stop mode achieves the lowest power consumption while retaining the content of
SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC
and the HSE crystal oscillators are disabled. The voltage regulator can also be put
either in normal or in low power mode.
The device can be woken up from Stop mode by any of the EXTI line. The EXTI line
source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB
wakeup.
Standby mode
The Standby mode is used to achieve the lowest power consumption. The internal
voltage regulator is switched off so that the entire 1.8 V domain is powered off. The
PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering
Standby mode, SRAM and register contents are lost except for registers in the Backup
domain and Standby circuitry.
The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a
rising edge on the WKUP pin, or an RTC alarm occurs.
DDA
Table 11: Embedded reset and power control block characteristics
PVD
and V
power supply and compares it to the V
threshold. The interrupt service routine can then generate a warning
PVD
DD
.
/V
DD
DDA
is below a specified threshold, V
drops below the V
Doc ID 15060 Rev 5
PVD
PVD
threshold and/or when V
threshold. An interrupt can be
POR/PDR
STM32F103x4, STM32F103x6
, without the need for an
DD
for the values of
/V
DDA
is higher

Related parts for STM32F103T4