STM32F102C8 STMicroelectronics, STM32F102C8 Datasheet - Page 13

no-image

STM32F102C8

Manufacturer Part Number
STM32F102C8
Description
Mainstream USB Access line, ARM Cortex-M3 MCU with 64 Kbytes Flash, 48 MHz CPU, USB FS
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32F102C8

Core
ARM 32-bit Cortex™-M3 CPU
Peripherals Supported
timers, ADC, SPIs, I2Cs and USARTs
Conversion Range
0 to 3.6 V
Systick Timer
24-bit downcounter

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32F102C8T6
Manufacturer:
ST
Quantity:
177
Part Number:
STM32F102C8T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F102C8T6
Manufacturer:
ST
0
Part Number:
STM32F102C8T6
0
Part Number:
STM32F102C8T6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F102C8T6TR
Manufacturer:
ST
0
STM32F102x8, STM32F102xB
CRC (cyclic redundancy check) calculation unit
The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit
data word and a fixed generator polynomial.
Among other applications, CRC-based techniques are used to verify data transmission or
storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of
verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of
the software during runtime, to be compared with a reference signature generated at link-
time and stored at a given memory location.
Embedded SRAM
10 or 16 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait
states.
Nested vectored interrupt controller (NVIC)
The STM32F102xx medium-density USB access line embeds a nested vectored interrupt
controller able to handle up to 36 maskable interrupt channels (not including the 16 interrupt
lines of Cortex™-M3) and 16 priority levels.
This hardware block provides flexible interrupt management features with minimal interrupt
latency.
External interrupt/event controller (EXTI)
The external interrupt/event controller consists of 19 edge detectors lines used to generate
interrupt/event requests. Each line can be independently configured to select the trigger
event (rising edge, falling edge, both) and can be masked independently. A pending register
maintains the status of the interrupt requests. The EXTI can detect external line with pulse
width lower than the Internal APB2 clock period. Up to 51 GPIOs are connected to the 16
external interrupt lines.
Clocks and startup
System clock selection is performed on startup, however the internal RC 8 MHz oscillator is
selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in
which case it is monitored for failure. If failure is detected, the system automatically switches
back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full
interrupt management of the PLL clock entry is available when necessary (for example on
failure of an indirectly used external crystal, resonator or oscillator).
Several prescalers allow the configuration of the AHB frequency, the High Speed APB
(APB2) and the low Speed APB (APB1) domains. The maximum frequency of the AHB and
the APB domains is 48 MHz. See
Closely coupled NVIC gives low latency interrupt processing
Interrupt entry vector table address passed directly to the core
Closely coupled NVIC core interface
Allows early processing of interrupts
Processing of late arriving higher priority interrupts
Support for tail-chaining
Processor state automatically saved
Interrupt entry restored on interrupt exit with no instruction overhead
Doc ID 15056 Rev 3
Figure 2
for details on the clock tree.
Description
13/69

Related parts for STM32F102C8