STM8AF5289 STMicroelectronics, STM8AF5289 Datasheet - Page 82

no-image

STM8AF5289

Manufacturer Part Number
STM8AF5289
Description
STM8AF52 CAN Line
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8AF5289

Max Fcpu
24 MHz
Program Memory
32 to 128 Kbytes Flash program; data retention 20 years at 55 °C
Data Memory
up to 2 Kbytes true data EEPROM; endurance 300 kcycles
Ram
2 Kbytes to 6 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8AF5289
Manufacturer:
ST
0
Part Number:
STM8AF5289TA
Manufacturer:
ST
Quantity:
131
Part Number:
STM8AF5289TA
Manufacturer:
ST
0
Part Number:
STM8AF5289TA
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8AF5289TAY
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8AF5289TAY
Manufacturer:
ST
0
Part Number:
STM8AF5289TAY
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8AF5289TAY
0
Part Number:
STM8AF5289TC
Manufacturer:
MAXIM
Quantity:
938
Part Number:
STM8AF5289TC
Manufacturer:
ST
0
Part Number:
STM8AF5289TC
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8AF5289TC
Quantity:
9 600
Part Number:
STM8AF5289TCX
0
Part Number:
STM8AF5289TCY
Manufacturer:
ADI
Quantity:
2 539
Part Number:
STM8AF5289TCY
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8AF5289TCY
0
Electrical characteristics
10.3.10
82/106
I
Table 43.
1. f
2. Data based on standard I
3. The maximum hold time of the start condition has only to be met if the interface does not stretch the low
4. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the
2
t
w(STO:STA)
Symbol
C interface characteristics
t
t
t
t
t
w(SCLH)
w(SCLL)
t
su(SDA)
t
su(STO)
t
t
t
t
su(STA)
h(SDA)
time
undefined region of the falling edge of SCL
h(STA)
r(SDA)
r(SCL)
f(SDA)
f(SCL)
MASTER
C
b
, must be at least 8 MHz to achieve max fast I
SCL clock low time
SCL clock high time
SDA setup time
SDA data hold time
SDA and SCL rise time
(V
SDA and SCL fall time
(V
START condition hold time
Repeated START condition setup time
STOP condition setup time
STOP to START condition time
(bus free)
Capacitive load for each bus line
I
2
DD
DD
C characteristics
3 V to 5.5 V)
3 V to 5.5 V)
2
C protocol requirement, not tested in production
Parameter
Doc ID 14395 Rev 8
2
C speed (400 kHz)
Standard mode I
Min
250
0
4.7
4.0
4.0
4.7
4.0
4.7
(3)
(2)
STM8AF52/62xx, STM8AF51/61xx
Max
1000
300
400
(2)
2
C Fast mode I
Min
100
0
1.3
0.6
0.6
0.6
0.6
1.3
(4)
(2)
Max
900
300
300
400
2
C
(3)
(2)
(1)
Unit
pF
µs
ns
µs
µs
µs

Related parts for STM8AF5289