STM8AF52AA

Manufacturer Part NumberSTM8AF52AA
DescriptionSTM8AF52 CAN Line
ManufacturerSTMicroelectronics
STM8AF52AA datasheet
 


Specifications of STM8AF52AA

Max Fcpu24 MHzProgram Memory32 to 128 Kbytes Flash program; data retention 20 years at 55 °C
Data Memoryup to 2 Kbytes true data EEPROM; endurance 300 kcyclesRam2 Kbytes to 6 Kbytes
Advanced Control Timer16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
Page 100/106

Download datasheet (2Mb)Embed
PrevNext
Revision history
Table 55.
Document revision history (continued)
Date
22-Aug-2008
16-Sep-2008
100/106
Revision
Table
34: Removed ACC
parameters; amended data and footnotes.
Amended data of
‘RAM and hardware
Table
36: Updated names and data of N
Table
39: Added V
OH
parameter.
Removed:
Output driving current (standard
current (true open drain
Rev 2
ports).
cont’d
Table
44: Updated f
ADC
ADC accuracy for V
DDA
from all parameters.
Table
45: Removed the 4-MHz condition from all parameters;
updated footnote 1 and removed footnote 2.
Table
49: Added data for T
Figure
48: Updated memory size, pin count and package type
information.
Replaced the salestype ‘STM8H61xx’ with ‘STM8AH61xx on the first
page.
Added ‘part numbers’ to heading rows of
Updated the 80-pin package silhouette
0062342-revD.
Table
17: Renamed ‘TMU key registers 0-7 [7:0]’ as ‘TMU key
registers 1-8 [7:0]’
Section
9: Updated introductory text concerning option bytes which
Rev 3
do not need to be saved in a complementary form.
Table
17: Renamed the option bits ‘TMU[0:3]’, ‘NTMU[0:3]’, and
‘TMU_KEY 0-7 [7:0]’ as ‘TMU[3:0]’, ‘NTMU[3:0]’, and ‘TMU_KEY 1-8
[7:0]’ respectively.
Table
20: Updated values of option byte 5 (HSECNT[7:0]); inverted
the description of option byte 6 (TMU[3:0]); renamed option bytes 8
to 15 ‘TMU_KEY 0-7 [7:0]’, as ‘TMU_KEY 1-8 [7:0]’.
Updated 80-pin package information in line with POA 0062342-revD
in
Figure 44
and
Table
Doc ID 14395 Rev 8
STM8AF52/62xx, STM8AF51/61xx
Changes
parameters and replaced with ACC
HSI
registers’ table.
and t
parameters.
RW
RET
and V
parameters; Updated I
OL
lkg ana
ports),
Output driving
ports), and
Output driving current (high sink
, t
, and t
data.
S
CONV
= 3.3 V
table: Removed the 4-MHz condition
= 145 °C.
A
Table 1: Device
on page 1
in line with POA
51.
HS
summary.