STM8AF52AA

Manufacturer Part NumberSTM8AF52AA
DescriptionSTM8AF52 CAN Line
ManufacturerSTMicroelectronics
STM8AF52AA datasheet
 


Specifications of STM8AF52AA

Max Fcpu24 MHzProgram Memory32 to 128 Kbytes Flash program; data retention 20 years at 55 °C
Data Memoryup to 2 Kbytes true data EEPROM; endurance 300 kcyclesRam2 Kbytes to 6 Kbytes
Advanced Control Timer16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
Page 105/106

Download datasheet (2Mb)Embed
PrevNext
STM8AF52/62xx, STM8AF51/61xx
Table 55.
Document revision history (continued)
Date
3&-Jan-2011
Revision
Renamed Fast Active Halt mode to Active-halt mode with regulator
on, and Slow Active Halt mode to Active-halt mode with regulator off,
updated
Section 5.6: Low-power operating
Total current consumption in Halt and Active-halt modes. General
conditions for V
applied. T
DD
stated. I
and I
DD(FAH)
renamed t
.
WU(AH)
Removed note 1 in
Table 25: General operating
1 below
Figure 10: f
Removed note 3 in
and Slow mode. General conditions for V
150
°C.
Removed note 2 in
Table 36: Flash program memory/data EEPROM
Removed note 1 in
Rev 8
value in
Table 37: Flash program memory
(continued)
memory.
Added t
and renamed V
IFP(NRST)
characteristics.
Added recommendation concerning NRST pin level, and power
consumption sensitive applications, above
Recommended reset pin
value.
Update
Note 1
in
Table 41: TIM 1, 2, 3, and 4 electrical
specifications.
Updated
Note 1
in
Table 42: SPI
Moved know limitations to separate errata sheet.
Added “not recommended for new design” note to device family 51,
memory size 7 and 9, and temperature range B, in
Ordering information
Added Raisonance compiler in
Doc ID 14395 Rev 8
Revision history
Changes
modes, and
= -40 °C to 55 °C unless otherwise
A
renamed I
t
DD(SAH)
DD(AH);
WU(FAH)
conditions, and note
versus V
.
CPUmax
DD
Table 27: Total current consumption in Run, Wait
apply, T
DD
Table 32: HSE external clock characteristics
memory.
Table 38: Data
memory. Modified T
and
Table 38: Data
t
in
Table 40: NRST pin
F(NRST)
IFP
Figure 38:
protection, and updated external capacitor
characteristics.
Figure 48:
scheme.
Section 13.2: Software
Table 28:
and t
WU(SAH)
= -40 °C to
A
and
maximum
WE
tools.
105/106