STM8AF52AA

Manufacturer Part NumberSTM8AF52AA
DescriptionSTM8AF52 CAN Line
ManufacturerSTMicroelectronics
STM8AF52AA datasheet
 


Specifications of STM8AF52AA

Max Fcpu24 MHzProgram Memory32 to 128 Kbytes Flash program; data retention 20 years at 55 °C
Data Memoryup to 2 Kbytes true data EEPROM; endurance 300 kcyclesRam2 Kbytes to 6 Kbytes
Advanced Control Timer16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 37/106

Download datasheet (2Mb)Embed
PrevNext
STM8AF52/62xx, STM8AF51/61xx
7
Memory and register map
7.1
Memory map
Figure 7.
Register and memory map
Table 13.
Memory model 128K
Flash program
memory size
128K
96K
64K
48K
32K
1. if the device is containing the super set silicon (salestype contains SSS), the roll-over address is the same
as on the 128K device. For more information on stack handling refer to section 2.1.2 in the reference
manual RM0016. For more information on salestype composition, refer to section 13 in the present
document.
00 0000
Up to 6 Kbytes RAM
Stack
RAM end address
Reserved
00 4000
Up to 2 Kbytes data EEPROM
00 4800
Option bytes
00 4900
Reserved
00 5000
HW registers
00 5800
Reserved
00 6000
2 Kbytes boot ROM
00 6800
00 7F00
CPU/SWIM/Debug/ITC registers
00 8000
IT vectors
00 8080
Up to 128 Kbytes
Flash program memory
Memory end address
Flash program
memory end
RAM size
address
0x00 27FFF
6K
0x00 1FFFF
6K
0x00 17FFF
4K
0x00 13FFF
3K
0x00 0FFFF
2K
Doc ID 14395 Rev 8
Memory and register map
RAM end
Stack roll-over
address
address
0x00 17F
0x00 1400
0x00 17FF
0x00 1400
(1)
0x00 0FFF
n/a
(1)
0x00 0BFF
n/a
(1)
0x00 07FF
n/a
37/106