STM8AF52AA

Manufacturer Part NumberSTM8AF52AA
DescriptionSTM8AF52 CAN Line
ManufacturerSTMicroelectronics
STM8AF52AA datasheet
 


Specifications of STM8AF52AA

Max Fcpu24 MHzProgram Memory32 to 128 Kbytes Flash program; data retention 20 years at 55 °C
Data Memoryup to 2 Kbytes true data EEPROM; endurance 300 kcyclesRam2 Kbytes to 6 Kbytes
Advanced Control Timer16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 44/106

Download datasheet (2Mb)Embed
PrevNext
Memory and register map
Table 15.
General hardware register map (continued)
Address
0x00 5270 to
0x00 52FF
0x00 5300
0x00 5301
0x00 5302
0x00 5303
0x00 5304
0x00 5305
0x00 5306
0x00 5307
0x00 5308
0x00 5309
0x00 530A
0x00 530B
00 530C0x
0x00 530D
0x00 530E
0x00 530F
0x00 5310
0x00 5311
0x00 5312
0x00 5313
0x00 5314
0x00 5315 to
0x00 531F
44/106
Block
Register label
Reserved area (147 bytes)
TIM2_CR1
TIM2_IER
TIM2_SR1
TIM2_SR2
TIM2_EGR
TIM2_CCMR1
TIM2 capture/compare mode register 1
TIM2_CCMR2
TIM2 capture/compare mode register 2
TIM2_CCMR3
TIM2 capture/compare mode register 3
TIM2 capture/compare enable register
TIM2_CCER1
TIM2 capture/compare enable register
TIM2_CCER2
TIM2
TIM2_CNTRH
TIM2_CNTRL
TIM2_PSCR
TIM2_ARRH
TIM2_ARRL
TIM2_CCR1H
TIM2 capture/compare register 1 high
TIM2_CCR1L
TIM2 capture/compare register 1 low
TIM2_CCR2H
TIM2 capture/compare reg. 2 high
TIM2_CCR2L
TIM2 capture/compare register 2 low
TIM2_CCR3H
TIM2 capture/compare register 3 high
TIM2_CCR3L
TIM2 capture/compare register 3 low
Reserved area (11 bytes)
Doc ID 14395 Rev 8
STM8AF52/62xx, STM8AF51/61xx
Register name
TIM2 control register 1
TIM2 interrupt enable register
TIM2 status register 1
TIM2 status register 2
TIM2 event generation register
1
2
TIM2 counter high
TIM2 counter low
TIM2 prescaler register
TIM2 auto-reload register high
TIM2 auto-reload register low
Reset
status
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0xFF
0xFF
0x00
0x00
0x00
0x00
0x00
0x00