STM8AF52AA

Manufacturer Part NumberSTM8AF52AA
DescriptionSTM8AF52 CAN Line
ManufacturerSTMicroelectronics
STM8AF52AA datasheet
 


Specifications of STM8AF52AA

Max Fcpu24 MHzProgram Memory32 to 128 Kbytes Flash program; data retention 20 years at 55 °C
Data Memoryup to 2 Kbytes true data EEPROM; endurance 300 kcyclesRam2 Kbytes to 6 Kbytes
Advanced Control Timer16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
Page 77/106

Download datasheet (2Mb)Embed
PrevNext
STM8AF52/62xx, STM8AF51/61xx
Figure 36. Typical NRST pull-up resistance R
60
55
50
45
40
35
30
Figure 37. Typical NRST pull-up current I
140
120
100
The reset network shown in
must ensure that the level on the NRST pin can go below V
characteristics), otherwise the reset is not taken into account internally.
For power consumption sensitive applications, the external reset capacitor value can be
reduced to limit the charge/discharge current. If NRST signal is used to reset external
circuitry, attention must be taken to the charge/discharge time of the external capacitor to
fulfill the external devices reset timing conditions. Minimum recommended capacity is 10 nF.
2.5
3
3.5
4
V
DD
pu
80
60
40
20
0
0
1
2
V
DD
Figure 38
protects the device against parasitic resets. The user
Doc ID 14395 Rev 8
Electrical characteristics
vs V
PU
DD
-40°C
25°C
85°C
125°C
4.5
5
5.5
6
[V]
vs V
DD
-40°C
25°C
85°C
125°C
3
4
5
6
[V]
max (see
Table 39: I/O static
IL
77/106