STM8S103K3 STMicroelectronics, STM8S103K3 Datasheet - Page 40

no-image

STM8S103K3

Manufacturer Part Number
STM8S103K3
Description
Access line, 16 MHz STM8S 8-bit MCU, up to 8 Kbytes Flash, data EEPROM
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8S103K3

Program Memory
8 Kbytes Flash; data retention 20 years at 55 °C after 10 kcycles
Data Memory
640 bytes true data EEPROM; endurance 300 kcycles
Ram
1 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8S103K3
Manufacturer:
ST
0
Part Number:
STM8S103K3T
Manufacturer:
ST
0
Part Number:
STM8S103K3T3
Manufacturer:
ST
0
Part Number:
STM8S103K3T3C
Quantity:
134
Part Number:
STM8S103K3T3C
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8S103K3T3C
Manufacturer:
ST
0
Part Number:
STM8S103K3T6
Manufacturer:
ST
Quantity:
3 000
Part Number:
STM8S103K3T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
120
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM8S103K3T6C
Manufacturer:
ST
Quantity:
16 733
Part Number:
STM8S103K3T6C
Manufacturer:
STM
Quantity:
16 887
Part Number:
STM8S103K3T6C
0
Company:
Part Number:
STM8S103K3T6C
Quantity:
2 000
Company:
Part Number:
STM8S103K3T6C
Quantity:
18 000
Interrupt vector mapping
7
40/113
IRQ
no.
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
Source
block
RESET
UART1
UART1
EXTI0
EXTI1
EXTI2
EXTI3
EXTI4
TRAP
ADC1
AWU
TIM1
TIM1
TIM2
TIM2
CLK
SPI
TLI
I
2
C
Interrupt vector mapping
Description
Reset
Software interrupt
External top level interrupt
Auto wake up from halt
Clock controller
Port A external interrupts
Port B external interrupts
Port C external interrupts
Port D external interrupts
Port E external interrupts
Reserved
Reserved
End of transfer
TIM1 update/ overflow/ underflow/
trigger/ break
TIM1 capture/ compare
TIM2 update/ overflow
TIM2 capture/ compare
Reserved
Reserved
Tx complete
Receive register DATA FULL
I
Reserved
Reserved
ADC1 end of conversion/ analog
watchdog interrupt
2
C interrupt
Table 10: Interrupt mapping
DocID15441 Rev 7
Wakeup from
halt mode
Yes
-
-
-
-
Yes
Yes
Yes
Yes
Yes
-
-
Yes
-
-
-
-
-
-
-
-
Yes
-
-
-
(1)
STM8S103K3 STM8S103F3 STM8S103F2
Wakeup from
active-halt mode
Yes
-
-
Yes
-
Yes
Yes
Yes
Yes
Yes
-
-
Yes
-
-
-
-
-
-
-
-
Yes
-
-
-
(1)
Vector address
0x00 8000
0x00 8004
0x00 8008
0x00 800C
0x00 8010
0x00 8014
0x00 8018
0x00 801C
0x00 8020
0x00 8024
0x00 8028
0x00 802C
0x00 8030
0x00 8034
0x00 8038
0x00 803C
0x00 8040
0x00 8044
0x00 8048
0x00 804C
0x00 8050
0x00 8054
0x00 8058
0x00 805C
0x00 8060

Related parts for STM8S103K3