MAX9403 Maxim, MAX9403 Datasheet
MAX9403
Related parts for MAX9403
MAX9403 Summary of contents
Page 1
... A variety of input and output terminations are offered for maximum design flexibility. The MAX9400 has open inputs and open emitter outputs. The MAX9402 has open inputs and 50Ω series outputs. The MAX9403 has 100Ω differential input impedance and open emitter outputs. The MAX9405 has 100Ω differential input impedance and 50Ω ...
Page 2
... Exposure to absolute maximum rating conditions for extended periods may affect device reliability. DC ELECTRICAL CHARACTERISTICS ( 2.375V to 5.5V, MAX9400/MAX9403 outputs terminated with 50Ω ± 3.3V ...
Page 3
... V - 0.2V ILD 3.3V IHD CC CONDITIONS MAX9400/MAX9403 t PLH1 SEL = high, Figure 3 t MAX9402/MAX9405 PHL1 MAX9400/MAX9403 t PLH2 SEL = low, Figure 4 t MAX9402/MAX9405 PHL2 t SEL = high SKD1 t SEL = low SKD2 ≥ 500mV, SEL = low ≥ 400mV, SEL = high IN(MAX) ...
Page 4
Quad Differential LVECL/LVPECL Buffer/Receivers ( 3.3V, MAX9400, outputs terminated with 50Ω ± input transition time = 125ps (20% to 80%), V SUPPLY CURRENT ( vs. TEMPERATURE ...
Page 5
PIN NAME 1, 8,11, Positive Supply Voltage. Bypass 17, 24, 30 capacitors as close to the device as possible with the smaller value capacitor closest to the device. Noninverting Differential Select Input. Setting SEL = high and ...
Page 6
... A variety of input and output terminations are offered for maximum design flexibility. The MAX9400 has open inputs and open-emitter outputs. The MAX9402 has open inputs and 50Ω series outputs. The MAX9403 has 100Ω differential input impedance and open-emitter outputs. The MAX9405 has 100Ω differential input impedance and 50Ω ...
Page 7
... TRANSISTOR COUNT: 713 PROCESS: Bipolar V (MAX) IHD (MAX) ILD (MIN) IHD (MIN) ILD OUTPUT VOLTAGE DEFINITION MAX9403/MAX9405 V CC OUT_ 8mA OUT_ MAX9402/MAX9405 Buffer/Receivers Chip Information OCM IN_ 100Ω IN_ V CC 50Ω ...
Page 8
Quad Differential LVECL/LVPECL Buffer/Receivers IN_ IN_ OUT_ OUT_ DIFFERENTIAL OUTPUT WAVEFORM OUT_ - OUT_ Figure 3. IN-to-OUT Propagation Delay and Transition Timing Diagram CLK CLK t H IN_ IN_ OUT_ OUT_ Figure 4. CLK-to-OUT Propagation Delay Timing Diagram 8 _______________________________________________________________________________________ ...
Page 9
... QFN-EP* *EXPOSED PADDLE AND CORNER PINS ARE CONNECTED TO V _______________________________________________________________________________________ Quad Differential LVECL/LVPECL V CC IN_ OUT_ OUT_ IN_ 1kΩ OUT1 22 OUT1 OUT2 18 OUT2 Buffer/Receivers V CC OUT_ 100Ω OUT_ 1/4 MAX9403/MAX9405 ...
Page 10
Quad Differential LVECL/LVPECL Buffer/Receivers IN0 IN0 IN1 IN1 IN2 IN2 IN3 IN3 CLK CLK SEL SEL ______________________________________________________________________________________ ...
Page 11
... For the latest package outline information www.maxim-ic.com/packages.) ______________________________________________________________________________________ Quad Differential LVECL/LVPECL Buffer/Receivers Package Information PACKAGE OUTLINE, 32L TQFP, 5x5x1.0mm 1 B 21-0110 2 PACKAGE OUTLINE, 32L TQFP, 5x5x1.0mm ...
Page 12
... Quad Differential LVECL/LVPECL Buffer/Receivers (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information www.maxim-ic.com/packages. 12 ______________________________________________________________________________________ Package Information (continued) ...
Page 13
... For the latest package outline information www.maxim-ic.com/packages. Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. ...