TPS65030

Manufacturer Part NumberTPS65030
DescriptionThe TPS65030 contains three charge pumps and one LDO to generate all supply voltages necessary for an USB On-The-Go (OTG) implementation using TUSB6010
ManufacturerTexas Instruments
TPS65030 datasheet
 


Specifications of TPS65030

Vin(min)(v)3Vin(max)(v)5
Step-down Dc/dc Converter3Ldo1
Processor NameTI-TUSB6010Pin/package25DSBGA
Vout(min)(v)0.6Vout(max)(v)2.5
Iq(typ)(ma)0.085Operating Temperature Range(c)-40 to 85
TopologyMulti-ChannelRegulated Outputs(#)4
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
Page 1/33

Download datasheet (982Kb)Embed
Next
www.ti.com
POWER MANAGEMENT IC for USB-OTG
FEATURES
4 Regulated Output Voltages with 3%
Tolerance
– Fractional Charge Pump for 5 V/100 mA
– Fractional Charge Pump for 1.5 V/200 mA
– Doubling Charge Pump With LDO Mode for
3.3 V/22 mA
– LDO for 1.8 V/60 mA
Switching Frequency 1 MHz
3 V to 5 V Operating Input Voltage Range at
V
Pin
CC
Sleep Mode Sets Vout2 and Vout3 Into LDO
Mode
Sleep Mode Reduces Quiescent Current of
Vout2, Vout3, and Vout4 to 8 μA Each
internal Bus Switch
Vbus Comparator
Internal Soft Start Limits Inrush Current
Low Input Current Ripple and Low EMI
Overcurrent and Overtemperature Protected
Undervoltage Lockout With Hysteresis
Ultra-Small 2,5 mm x 2,7 mm Chip Scale
Package Applications
APPLICATIONS
Power Supply for USB OTG for:
– Cellular Phones
– Smart Phones
– PDAs
– Handheld PCs
– Digital Cameras
– Camcorders
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
SLVS620B – FEBRUARY 2006 – REVISED JULY 2007
DESCRIPTION
The TPS65030 contains three charge pumps and
one LDO to generate all supply voltages necessary
for an USB On-The-Go (OTG) implementation using
TUSB6010. The charge pumps are optimized for a
single Li-Ion cell input or for 5 V from the USB bus.
The input voltage range is 3 V to 5 V for the battery
voltage. High efficiency is achieved by using
fractional conversion techniques for the charge
pumps in combination with a power saving sleep
mode. The current controlled charge pumps in
addition ensure low input current ripple and low EMI.
Small size external ceramic capacitors are required
to build a complete power supply solution. To reduce
board space to a minimum, the device switches at
1-MHz operating frequency, and is available in a
small 25-ball chip scale package (YZK).
TPS65030
3 V . . .4.2 V (5 V)
VIN
Vbus
10 F m
VIN
Charge
CF1A+
Pump
EN1 (5 V)
CF1A−
EN2 (3.3 V
CF1B+
and 1.5 V)
CF1B−
EN3 (1.8 V)
Vout2
SLEEP
PGood
Charge
CF2+
Pump
SW_EN1
CF2−
SW_EN2
Vout3
Test SRP
Charge
CF3+
Pump
CF3−
PGND
PGND
GND
Vout4
LDO
Copyright © 2006–2007, Texas Instruments Incorporated
TPS65030
5 V/100 mA
C 1
o
4.7 F m
1 F m
1 mF
3.3 V/22 mA
C 2
o
1 F m
100 nF
1.5 V/200 mA
C 3
o
10 F m
1 mF
1.8 V/60 mA
C 4
o
1 F m

TPS65030 Summary of contents

  • Page 1

    ... SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 DESCRIPTION The TPS65030 contains three charge pumps and one LDO to generate all supply voltages necessary for an USB On-The-Go (OTG) implementation using TUSB6010. The charge pumps are optimized for a single Li-Ion cell input or for 5 V from the USB bus ...

  • Page 2

    ... These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. PACKAGED DEVICES TPS65030YZK (1) The YZK package is available in tape and reel. Add R suffix (TPS65030YZKR) to order quantities of 3000 parts per reel. Add T suffix (TPS65030YZKT) to order quantities of 250 parts per reel. PACKAGED DEVICES TPS65030YZK (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www ...

  • Page 3

    ... Capacitance for flying capacitor CF2 T Operating junction temperature J (1) Per USB spec ( DERATING FACTOR ABOVE mW Submit Documentation Feedback TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 POWER RATING POWER RATING 940 mW 680 mW MIN NOM MAX ...

  • Page 4

    ... TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 ELECTRICAL CHARACTERISTICS VIN = 3 μ – (unless otherwise noted PARAMETER SUPPLY VOLTAGE AND CURRENT V Input Voltage Range, VIN I UVLO Undervoltage lockout threshold Undervoltage lockout hysteresis Supply current in normal mode if EN1=1, ...

  • Page 5

    ... Vout3 shorted to GND ( μ 200 VIN = 3.6 V, Iout3 = 200 mA , Vout3 = 1.5 V LDO mode Charge pump mode Based on the nominal output voltage (1.5 V) Vout3 increasing within nominal value. O Submit Documentation Feedback TPS65030 MIN TYP MAX UNIT 3.3 V – ...

  • Page 6

    ... TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 ELECTRICAL CHARACTERISTICS (continued) VIN = 3 μ – (unless otherwise noted PARAMETER LDO FOR Vout4 Output voltage, Vout4 V O Output voltage tolerance Maximum output current I Output current limit O Maximum output current ...

  • Page 7

    ... SW_EN2. Supply voltage input Connect to the flying capacitor CF1A Connect to the flying capacitor CF1A Connect to the flying capacitor CF1B Connect to the flying capacitor CF1B Connect to the flying capacitor CF2 Submit Documentation Feedback TPS65030 7 ...

  • Page 8

    ... Open drain output for connectivity test, input for current limit during startup for Vbus voltage if the device is not in test mode. If Test SRP is pulled high, the Vbus current during startup is > 100 mA. If pulled low mA. Power ground — — Analog Ground TPS65030 Vbus x1.5 CF1A mode CF1A− ...

  • Page 9

    ... V = 3.1V 3.7 V, Vbus = 3.1V 3.7 V, Vbus 3.1V 3.7 V, Vbus Submit Documentation Feedback TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 EN1 5V CP (100mA) V BUS + − Vbus− comparator mA 100 mA 60mA ...

  • Page 10

    ... TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 EFFICIENCY vs INPUT VOLTAGE FOR Vbus 100 I = 100 3.2 3.4 3.6 3 − Input Voltage − Figure 1. 10 100 ...

  • Page 11

    ... V C3 High 1. High 1. Figure 4. C1 Pk-PK 14 PK-PK 20 PK-PK 5 PK-PK 4.3 mV Figure 5. Submit Documentation Feedback TPS65030 TEST CONDITIONS EN1 = low EN2 = 3.7 V EN3 = low load (bus (165 ) 100 mA ( load O Sleep = low Test/SRP = high ...

  • Page 12

    ... TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 Output Voltage Ripple for Vout2, Vout3, Vout4 at Full Load t - Time = 500 ns/div t - Time = 2 ms/div 12 C1 Pk-PK 23 PK-PK 8 PK-PK 11 PK-PK 5.0 mV Figure 6. Vbus Startup With SRP = 0 C4 High 3. Low High 5. Low 30 mV Figure 7 ...

  • Page 13

    ... C1 Low Figure 8. C1 High 4.972 V C2 High 3.2488 V C3 High 1.4888 V C4 High 1.8248 V Figure 9. Submit Documentation Feedback TPS65030 TEST CONDITIONS EN1 = 3.7 V EN2 = low EN3 = low load load load ...

  • Page 14

    ... TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 Output Voltage of Vout2, Vout3, Vout4 During Time = 40 s/div Output Voltage of Vout2, Vout3, Vout4 During Vbus Time = 100 s/div 14 to Vbus Switching I C1 High 4.474 V C2 High 3.2486 V C3 High 1.4872 V C4 High 1 ...

  • Page 15

    ... C4 Max Min Figure 12. Load Transient Response for Vout2 C2 Pk-PK 60 Max 19 Min 2 Figure 13. Submit Documentation Feedback TPS65030 TEST CONDITIONS EN1 = high EN2 = low EN3 = low (bus load load load O ...

  • Page 16

    ... TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 t - Time = 200 s/div t - Time = 200 s/div 16 Load Transient Response for Vout3 C2 Pk-PK 57 Max 178 mA C4 Min Figure 14. Load Transient Response for Vout4 C2 Pk-PK 129 mV C4 Max 53 Min 6 Figure 15. Submit Documentation Feedback www ...

  • Page 17

    ... Operating Modes The TPS65030 contains three charge pumps and one LDO. The charge pumps for Vout2 and Vout3 as well as the LDO, used to generate Vout4, can either operate in normal mode or in sleep mode. See the SLEEP paragraph for details ...

  • Page 18

    ... The TPS65030 has an internal soft start circuit that limits the inrush current during start-up. This prevents possible voltage drops of the input voltage if a high impedance power source is connected to the input of the TPS65030. The input current for each converter is limited to about twice the nominal input current in normal operating. ...

  • Page 19

    ... TPS65030. The TEST pin is used as an output to TUSB6010. This test mode is entered when EN_SW1 and EN_SW2 and SLEEP are high at the same time. In this case the actual function of SLEEP is disabled and the output pin TEST is changed from high-impedance state to low in case that EN1=1 ...

  • Page 20

    ... TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 Theory or Operation / Design Procedure Charge Pump Operation (Based on Vout3 Step-Down Converter) The description of how the charge pumps operate is based on the design of the step-down charge pump used for Vout3. This converter either operates in a LDO mode for input voltages (battery voltage) lower than 3 the input voltage exceeds 3 ...

  • Page 21

    ... Capacitance for flying capacitor CF2 Power Dissipation In normal operation when the battery voltage is at its nominal value of 3.8 V, the TPS65030 has very low power dissipation optimized for operation with one Li-ion cell. If all outputs are fully loaded, the internal power dissipation is about 300 similar to a real battery powered system ...

  • Page 22

    ... SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 Figure 18. Power Dissipation vs Battery Voltage Typically, the TUSB6010 requires less than the full supply current specified for the TPS65030. the power dissipation with the typical current required by TUSB6010. Vbus is loaded with 100 mA, Vout2 is loaded with 20 mA and Vout3 is loaded with 100 mA ...

  • Page 23

    ... Typical Application ON_OFF V BAT V BUS TPS65030 (scapula) VIN VIN EN1 (5 V) EN2 (3.3 V ;1.5 V) EN3 (1.8 V) SLEEP SW_EN1 SW_EN2 Vout4 Test SRP PGND PGND GND APPLICATION INFORMATION 1.8 V MENELAUS1 Interrupt RESPWRON PWR_GOOD (3.3 V and 1.5 V) optional 1.8 V Vbus 4 CF1A+ 1.5 V CF1A− RESPWRON ...

  • Page 24

    ... TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 APPLICATION INFORMATION (continued) Layout and Board Space All capacitors should be soldered as close as possible to the IC. A PCB layout proposal for a four-layer board is shown in Figure 20 to Figure 23. Care has been taken to connect all capacitors as close as possible to the circuit to achieve optimized output voltage ripple performance ...

  • Page 25

    ... EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch. EVM WARNINGS AND RESTRICTIONS Submit Documentation Feedback TPS65030 SLVS620B – FEBRUARY 2006 – REVISED JULY 2007 Figure 23. EVM Bottom Layer 25 ...

  • Page 26

    ... See the package drawing at the end of this data Table 4. YZK Package Dimensions D Maximum 2,708 mm Submit Documentation Feedback www.ti.com CHIP SCALE PACKAGE MARKINGS (TOP VIEW) PJMI YMLLLLS A2 A1 Code: PJMI - identifies the chip as TPS65030 Y - year M - month L - lot trace code S - site code E Maximum 2,51 mm ...

  • Page 27

    ...

  • Page 28

    ...

  • Page 29

    ... PACKAGING INFORMATION (1) Orderable Device Status TPS65030YZKR ACTIVE TPS65030YZKT ACTIVE (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design ...

  • Page 30

    ... TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Type Drawing TPS65030YZKR DSBGA YZK TPS65030YZKT DSBGA YZK PACKAGE MATERIALS INFORMATION Pins SPQ Reel Reel A0 (mm) Diameter Width (mm) W1 (mm) 25 3000 180.0 8.4 2.6 25 250 180.0 8.4 2.6 Pack Materials-Page 1 2-Apr-2008 B0 (mm) ...

  • Page 31

    ... Device Package Type TPS65030YZKR DSBGA TPS65030YZKT DSBGA PACKAGE MATERIALS INFORMATION Package Drawing Pins SPQ Length (mm) YZK 25 3000 YZK 25 250 Pack Materials-Page 2 2-Apr-2008 Width (mm) Height (mm) 220.0 220.0 34.0 220.0 220.0 34.0 ...

  • Page 32

    ...

  • Page 33

    ... Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’ ...