The TPS54040 device is a 42-V 0

TPS54040-Q1

Manufacturer Part NumberTPS54040-Q1
DescriptionThe TPS54040 device is a 42-V 0
ManufacturerTexas Instruments
TPS54040-Q1 datasheet
 


Specifications of TPS54040-Q1

Iout(max)(a)0.5Vin(min)(v)3.5
Vin(max)(v)42Vout(min)(v)0.8
Vout(max)(v)39Iq(typ)(ma)0.116
Switching Frequency(max)(khz)2500Switch Current Limit(typ)(a)0.6
TopologyBuck,Inverting Buck-BoostOperating Temperature Range(c)-40 to 125
Pin/package10MSOP-PowerPAD, 10SONDuty Cycle(max)(%)95
Regulated Outputs(#)1  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 1/51

Download datasheet (2Mb)Embed
Next
www.ti.com
0.5-A 42-V STEP-DOWN SWIFT™ DC/DC CONVERTER
FEATURES
1
Qualified for Automotive Applications
2
3.5-V to 42-V Input Voltage Range
200-mΩ High-Side MOSFET
High Efficiency at Light Loads with a Pulse
Skipping Eco-Mode™ Control Scheme
116-μA Operating Quiescent Current
1.3-μA Shutdown Current
100-kHz to 2.5-MHz Switching Frequency
Synchronizes to External Clock
Adjustable Slow Start/Sequencing
Undervoltage and Overvoltage Power Good
Output
DESCRIPTION
The TPS54040 device is a 42-V 0.5-A step-down regulator with an integrated high-side MOSFET. Current mode
control provides simple external compensation and flexible component selection. A low-ripple pulse-skip mode
reduces the no load, regulated output supply current to 116 μA. Using the enable pin, shutdown supply current is
reduced to 1.3 μA, when the enable pin is low.
Undervoltage lockout is internally set at 2.5 V, but can be increased using the enable pin. The output voltage
startup ramp is controlled by the slow start pin that can also be configured for sequencing/tracking. An open
drain power good signal indicates the output is within 93% to 107% of its nominal voltage.
A wide switching frequency range allows efficiency and external component size to be optimized. Frequency fold
back and thermal shutdown protects the part during an overload condition.
The TPS54040 is available in a 10-pin thermally enhanced MSOP PowerPAD™ package (DGQ) and a 10-pin
SON package (DRC).
SIMPLIFIED SCHEMATIC
VIN
PWRGD
TPS54040
EN
BOOT
PH
SS /TR
RT /CLK
COMP
VSENSE
GND
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Eco-Mode, SwitcherPro, SWIFT, PowerPAD are trademarks of Texas Instruments.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011
WITH Eco-mode™
Check for Samples:
TPS54040-Q1
Adjustable Undervoltage Lockout Voltage and
Hysteresis
0.8-V Internal Voltage Reference
Supported by SwitcherPro™ Software Tool
(http://focus.ti.com/docs/toolsw/folders/print/s
witcherpro.html)
For SWIFT™ Documentation, See the TI
Website at
http://www.ti.com/swift
APPLICATIONS
12-V and 24-V Industrial and Commercial Low
Power Systems
Aftermarket Auto Accessories: Video, GPS,
Entertainment
100
90
80
70
60
50
40
30
20
10
0
0
Copyright © 2010–2011, Texas Instruments Incorporated
TPS54040-Q1
EFFICIENCY
vs
LOAD CURRENT
V = 12 V,
I
V = 5.0 V,
O
f
= 700 kHz
sw
0.1
0.2
0.3
0.4
0.5
Load Current - A

TPS54040-Q1 Summary of contents

  • Page 1

    ... APPLICATIONS • 12-V and 24-V Industrial and Commercial Low Power Systems • Aftermarket Auto Accessories: Video, GPS, Entertainment 100 Copyright © 2010–2011, Texas Instruments Incorporated TPS54040-Q1 EFFICIENCY vs LOAD CURRENT 5 700 kHz sw 0.1 0.2 0.3 0.4 0.5 Load Current - A ...

  • Page 2

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications ...

  • Page 3

    ... VIN = 12 V, BOOT- –2 μA < I < 2 μ COMP COMP –2 μA < I < 2 μ COMP COMP 0.4 V VSENSE V = 0.8 V VSENSE 100 mV overdrive (COMP) TPS54040-Q1 TPS54040-Q1 DGQ DRC UNITS 10 PINS 10 PINS 62.5 56.5 57 61.5 83 52.1 28 20.6 °C/W 1.7 0.9 20.1 20.8 21 5.2 MIN TYP MAX UNIT 3 ...

  • Page 4

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 ELECTRICAL CHARACTERISTICS (continued –40°C to 150°C, VIN = 3.5 to 42V (unless otherwise noted) J PARAMETER CURRENT LIMIT Current limit threshold THERMAL SHUTDOWN Thermal shutdown TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN) Switching frequency using RT mode ...

  • Page 5

    ... Inverting node of the transconductance ( gm) error amplifier. Copyright © 2010–2011, Texas Instruments Incorporated SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DEVICE INFORMATION MSOP10/SON (TOP VIEW Thermal Pad 3 8 (11 PIN FUNCTIONS DESCRIPTION TPS54040-Q1 PH GND COMP VSENSE PWRGD 5 ...

  • Page 6

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 FUNCTIONAL BLOCK DIAGRAM Shutdown UV Logic OV Voltage Reference ERROR AMPLIFIER VSENSE 7 4 SS/TR Shutdown 8 COMP Maximum Overload Recovery 6 PWRGD Enable Comparator Shutdown Enable Threshold Minimum Clamp Pulse Skip PWM Comparator Logic And PWM Latch ...

  • Page 7

    ... SWITCHING FREQUENCY vs RT/CLK RESISTANCE LOW 500 25°C J 400 300 200 100 0 125 150 175 200 200 300 TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 I - 100 125 T - Junction Temperature - °C J Figure ...

  • Page 8

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 TYPICAL CHARACTERISTICS (continued) EA TRANSCONDUCTANCE DURING SLOW START vs JUNCTION TEMPERATURE -50 - Junction Temperature - °C J Figure 7. EN PIN VOLTAGE vs JUNCTION TEMPERATURE 1. 1.30 1.20 1. Junction Temperature - °C J Figure 9 ...

  • Page 9

    ... T = 25°C J 1.5 1 0.5 0 100 125 150 0 VIN SUPPLY CURRENT vs INPUT VOLTAGE 140 I(VSENSE) 130 120 110 100 90 0 100 125 150 TPS54040-Q1 0.2 0.4 0.6 0 SENSE Figure 14 Input Voltage - V I Figure 16 0. Input Voltage - V I Figure 18 ...

  • Page 10

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 TYPICAL CHARACTERISTICS (continued) PWRGD ON RESISTANCE vs JUNCTION TEMPERATURE 100 - - Junction Temperature - °C J Figure 19. BOOT-PH UVLO vs JUNCTION TEMPERATURE 2.5 2.3 2 1.8 1.5 -50 - Junction Temperature - °C J Figure 21. ...

  • Page 11

    ... The overload recovery circuit will slow start the output from the fault voltage to the nominal regulation voltage once a fault condition is removed. A frequency foldback circuit reduces the switching frequency during startup and overcurrent fault conditions to help control the inductor current. Copyright © 2010–2011, Texas Instruments Incorporated SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 OVERVIEW TPS54040-Q1 11 ...

  • Page 12

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Fixed Frequency PWM Control The TPS54040 uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin ...

  • Page 13

    ... MOSFET can remain on for 100% of the duty cycle to maintain output regulation, until the BOOT to PH voltage falls below 2.1V. Copyright © 2010–2011, Texas Instruments Incorporated VOUT (ac Figure 25. Pulse Skip Mode Operation TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 13 ...

  • Page 14

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DETAILED DESCRIPTION (continued) Attention must be taken in maximum duty cycle applications which experience extended time periods with light loads or no load. When the voltage across the BOOT capacitor falls below the 2.1V UVLO threshold, the high side MOSFET is turned off, but there may not be enough inductor current to pull the PH pin down to recharge the BOOT capacitor ...

  • Page 15

    ... EN 1. Figure TPS54040 VIN Ihys VOUT R3 Figure 29. Adding Additional Hysteresis TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 to adjust the input voltage UVLO by using Equation 3 to set the 29. This method may be used, if the (1) (2) (3) 15 ...

  • Page 16

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DETAILED DESCRIPTION (continued START STOP OUT I + HYS R3 V ENA START ENA ENA www.ti.com Copyright © 2010–2011, Texas Instruments Incorporated (4) (5) ...

  • Page 17

    ... Copyright © 2010–2011, Texas Instruments Incorporated ) is 2μA. The slow start capacitor should SS 30. EN SS/TR V SENSE VOUT TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Equation 6. (6) 17 ...

  • Page 18

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DETAILED DESCRIPTION (continued) Sequencing Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PWRGD pins. The sequential method can be implemented using an open drain output of a power on reset pin of another device ...

  • Page 19

    ... Vout2 Equation 9 is the voltage difference between Vout1 and Vout2 Equation 7 through Equation 9 is greater than the value calculated in deltaV TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 VOUT 1 VOUT 2 R3 for deltaV. Equation 9 will result in a ...

  • Page 20

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DETAILED DESCRIPTION (continued) EN Figure 36. Ratiometric Startup with VOUT2 Leading Figure 37. Ratiometric Startup with VOUT1 Leading VOUT1 Figure 38. Simultaneous Startup With Tracking Resistor 20 VOUT1 VOUT2 EN VOUT1 www.ti.com EN VOUT1 VOUT2 VOUT2 VOUT2 Copyright © 2010–2011, Texas Instruments Incorporated ...

  • Page 21

    ... 25°C J 400 300 200 100 0 200 300 125 150 175 200 TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 SWITCHING FREQUENCY 25°C J 400 500 600 700 800 900 1000 1100 RT/CLK - Resistance - kW Figure 40. Low Range RT ...

  • Page 22

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DETAILED DESCRIPTION (continued) Selecting the Switching Frequency The switching frequency that is selected should be the lower value of the two equations, Equation 13. Equation 12 is the maximum switching frequency limitation set by the minimum controllable on time. ...

  • Page 23

    ... Figure 42. Synchronizing to a System Clock Copyright © 2010–2011, Texas Instruments Incorporated and Figure 45 show the device synchronized to an external system TPS54040 PLL R fset RT/CLK EXT 50 W TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Figure 42 through a 50Ω resistor to 23 ...

  • Page 24

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DETAILED DESCRIPTION (continued) PH EXT IL Figure 43. Plot of Synchronizing in ccm PH EXT Power Good (PWRGD Pin) The PWRGD pin is an open drain output. Once the VSENSE pin is between 94% and 107% of the internal voltage reference the PWRGD pin is de-asserted and the pin floats recommended to use a pull-up resistor between the values of 10 and 100kΩ ...

  • Page 25

    ... This equivalent model is only valid for continuous conduction mode designs. Copyright © 2010–2011, Texas Instruments Incorporated SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 model the open loop gain and frequency response of the amplifier. The o TPS54040-Q1 with ...

  • Page 26

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DETAILED DESCRIPTION (continued) COMP Figure 46. Small Signal Model for Loop Response Simple Small Signal Model for Peak Current Mode Control Figure 47 describes a simple small signal model that can be used to understand how to design the frequency compensation ...

  • Page 27

    ... The open-loop gain and bandwidth are modeled using the R are provided as a reference for those who prefer to compensate using the Type COMP TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Type 2B Type (14) (15) (16) (17 ...

  • Page 28

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DETAILED DESCRIPTION (continued) Aol A0 A1 Figure 49. Frequency Response of the Type 2A and Type 2B Frequency Compensation Aol(V/ (Hz) p ´ æ ç ´ è ´ æ ö æ ...

  • Page 29

    ... Vout 8 130 ns for the TPS54040. For this example, the output voltage is 5.0 V Equation 13 Equation 11 shown in Figure 50. 3 TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Equation 12. To ensure overcurrent or the solid curve in Figure 41 or the curve in Figure 39. to ...

  • Page 30

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Output Inductor Selection ( calculate the minimum value of the output inductor, use coefficient that represents the amount of inductor ripple current relative to the maximum output current. IND The inductor ripple current will be filtered by the output capacitor. Therefore, choosing high inductor ripple currents will impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current ...

  • Page 31

    ... Figure OL Equation 33 is the maximum allowable output voltage ripple, and I oripple yields 0.49μF. TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 shows the minimum output capacitance 51. The output capacitor must also be Equation 33 is the output under light load the ...

  • Page 32

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 V ORIPPLE R < ESR I RIPPLE Vout (Vin max ´ Icorms = 12 Vin max Lo ´ ´ Catch Diode The TPS54040 requires an external catch diode between the PH pin and GND. The selected diode must have a reverse voltage rating equal to or greater than Vinmax. The peak current rating of the diode must be greater than the maximum inductor current ...

  • Page 33

    ... 1210 100 1812 100 V Equation 40 can be used to find the minimum slow start time, tss, TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 DIALECTRIC COMMENTS GRM32 series GRM31 series VJ X7R series X7R C series C4532 C series C3225 X7R dielectric series Equation 6 ...

  • Page 34

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Under Voltage Lock Out Set Point The Under Voltage Lock Out (UVLO) can be adjusted using an external voltage divider on the EN pin of the TPS54040. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling ...

  • Page 35

    ... Figure 51. Load Transient Figure 53. Output Ripple CCM Copyright © 2010–2011, Texas Instruments Incorporated SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 and Equation 48 to calculate the C6, to set the compensation pole. Figure 52. Startup With VIN Figure 54. Output Ripple, DCM TPS54040-Q1 (47) (48) 35 ...

  • Page 36

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Figure 55. Output Ripple, PSM Figure 57. Input Ripple DCM 100 Vin = 24 V Vin = Vin = 0.02 0.04 0. Output Current - A O Figure 59. Light Load Efficiency 36 Figure 56. Input Ripple CCM 100 ...

  • Page 37

    ... 0.06 0.04 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.1 0.00 0.05 0.1 0.15 0.2 0.25 0.3 Load Current - A Figure 61. Regulation vs Load Current Copyright © 2010–2011, Texas Instruments Incorporated 0 0.06 0.04 0.02 0 -0.02 -0.04 -0.06 -0.08 -0.1 12 0.35 0.4 0.45 0.5 Figure 62. Regulation vs Input Voltage TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Input Voltage - ...

  • Page 38

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Power Dissipation Estimate The following formulas show how to estimate the IC power dissipation under continuous conduction mode (CCM) operation. These equations should not be used if the device is working in discontinuous conduction mode (DCM). The power dissipation of the IC includes conduction loss (Pcon), switching loss (Psw), gate drive loss (Pgd) and supply current (Pq) ...

  • Page 39

    ... Output Capacitor BOOT PH VIN GND EN COMP SS/TR VSENSE PWRGD RT/CLK Frequency Set Resistor Figure 63. PCB Layout Example TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 Output Inductor Catch Diode Compensation Resistor Network Divider Thermal VIA Signal VIA 2 Figure This area ...

  • Page 40

    ... TPS54040-Q1 SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011 VIN VIN Cd GND EN SS/TR Css Figure 64. +24V to - 12V Inverting Power Supply from SLVA317 Application Note 40 + Cboot BOOT VSENSE COMP Rcomp RT/CLK RT Czero www.ti.com GND + Co VOUT Cpole Copyright © 2010–2011, Texas Instruments Incorporated ...

  • Page 41

    ... TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold Customer on an annual basis. OTHER QUALIFIED VERSIONS OF TPS54040-Q1 : Catalog: TPS54040 • ...

  • Page 42

    Catalog - TI's standard catalog product PACKAGE OPTION ADDENDUM Addendum-Page 2 15-Jul-2011 ...

  • Page 43

    ... TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Type Drawing TPS54040QDGQRQ1 MSOP- DGQ Power PAD TPS54040QDRCRQ1 SON DRC PACKAGE MATERIALS INFORMATION Pins SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 10 2500 330.0 12.4 5.3 10 3000 330.0 12.4 3.3 Pack Materials-Page 1 14-Jul-2011 ...

  • Page 44

    ... Device Package Type TPS54040QDGQRQ1 MSOP-PowerPAD TPS54040QDRCRQ1 SON PACKAGE MATERIALS INFORMATION Package Drawing Pins SPQ Length (mm) DGQ 10 2500 DRC 10 3000 Pack Materials-Page 2 14-Jul-2011 Width (mm) Height (mm) 370.0 355.0 55.0 370.0 355.0 55.0 ...

  • Page 45

    ...

  • Page 46

    ...

  • Page 47

    ...

  • Page 48

    ...

  • Page 49

    ...

  • Page 50

    ...

  • Page 51

    ... Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’ ...