The TPS54040 device is a 42-V 0

TPS54040-Q1

Manufacturer Part NumberTPS54040-Q1
DescriptionThe TPS54040 device is a 42-V 0
ManufacturerTexas Instruments
TPS54040-Q1 datasheet
 


Specifications of TPS54040-Q1

Iout(max)(a)0.5Vin(min)(v)3.5
Vin(max)(v)42Vout(min)(v)0.8
Vout(max)(v)39Iq(typ)(ma)0.116
Switching Frequency(max)(khz)2500Switch Current Limit(typ)(a)0.6
TopologyBuck,Inverting Buck-BoostOperating Temperature Range(c)-40 to 125
Pin/package10MSOP-PowerPAD, 10SONDuty Cycle(max)(%)95
Regulated Outputs(#)1  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 23/51

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
DETAILED DESCRIPTION (continued)
How to Interface to RT/CLK Pin
The RT/CLK pin can be used to synchronize the regulator to an external system clock. To implement the
synchronization feature connect a square wave to the RT/CLK pin through the circuit network shown in
Figure
42. The square wave amplitude must transition lower than 0.5V and higher than 2.2V on the RT/CLK pin
and have an on time greater than 40 ns and an off time greater than 40 ns. The synchronization frequency range
is 300 kHz to 2200 kHz. The rising edge of the PH will be synchronized to the falling edge of RT/CLK pin signal.
The external synchronization circuit should be designed in such a way that the device will have the default
frequency set resistor connected from the RT/CLK pin to ground should the synchronization signal turn off. It is
recommended to use a frequency set resistor connected as shown in
ground. The resistor should set the switching frequency close to the external CLK frequency. It is recommended
to ac couple the synchronization signal through a 10 pF ceramic capacitor to RT/CLK pin and a 4kΩ series
resistor. The series resistor reduces PH jitter in heavy load applications when synchronizing to an external clock
and in applications which transition from synchronizing to RT mode. The first time the CLK is pulled above the
CLK threshold the device switches from the RT resistor frequency to PLL mode. The internal 0.5V voltage source
is removed and the CLK pin becomes high impedance as the PLL starts to lock onto the external signal. Since
there is a PLL on the regulator the switching frequency can be higher or lower than the frequency set with the
external resistor. The device transitions from the resistor mode to the PLL mode and then will increase or
decrease the switching frequency until the PLL locks onto the CLK frequency within 100 microseconds.
When the device transitions from the PLL to resistor mode the switching frequency will slow down from the CLK
frequency to 150 kHz, then reapply the 0.5V voltage and the resistor will then set the switching frequency. The
switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin. The
device implements a digital frequency shift to enable synchronizing to an external clock during normal startup
and fault conditions.
Figure
43,
Figure 44
clock in continuous conduction mode (ccm) discontinuous conduction (dcm) and pulse skip mode (psm).
Clock
Source
Figure 42. Synchronizing to a System Clock
Copyright © 2010–2011, Texas Instruments Incorporated
and
Figure 45
show the device synchronized to an external system
TPS54040
10 pF
4 kW
PLL
R
fset
RT/CLK
EXT
50 W
TPS54040-Q1
SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011
Figure 42
through a 50Ω resistor to
23