The TPS54040 device is a 42-V 0

TPS54040-Q1

Manufacturer Part NumberTPS54040-Q1
DescriptionThe TPS54040 device is a 42-V 0
ManufacturerTexas Instruments
TPS54040-Q1 datasheet
 


Specifications of TPS54040-Q1

Iout(max)(a)0.5Vin(min)(v)3.5
Vin(max)(v)42Vout(min)(v)0.8
Vout(max)(v)39Iq(typ)(ma)0.116
Switching Frequency(max)(khz)2500Switch Current Limit(typ)(a)0.6
TopologyBuck,Inverting Buck-BoostOperating Temperature Range(c)-40 to 125
Pin/package10MSOP-PowerPAD, 10SONDuty Cycle(max)(%)95
Regulated Outputs(#)1  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 5/51

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
PIN CONFIGURATION
BOOT
VIN
EN
SS/TR
RT/CLK
PIN
I/O
NAME
NO.
A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the
BOOT
1
O
minimum required by the output device, the output is forced to switch off until the capacitor is refreshed.
Error amplifier output, and input to the output switch current comparator. Connect frequency compensation
COMP
8
O
components to this pin.
Enable pin, internal pull-up current source. Pull below 1.2V to disable. Float to enable. Adjust the input
EN
3
I
undervoltage lockout with two resistors.
GND
9
Ground
PH
10
I
The source of the internal high-side power MOSFET.
Thermal Pad
11
GND pin must be electrically connected to the exposed pad on the printed circuit board for proper operation.
An open drain output, asserts low if output voltage is low due to thermal shutdown, dropout, over-voltage or
PWRGD
6
O
EN shut down.
Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an
external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold,
RT/CLK
5
I
a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and
the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is
re-enabled and the mode returns to a resistor set function.
Slow-start and Tracking. An external capacitor connected to this pin sets the output rise time. Since the
SS/TR
4
I
voltage on this pin overrides the internal reference, it can be used for tracking and sequencing.
VIN
2
I
Input supply voltage, 3.5 V to 42 V.
VSENSE
7
I
Inverting node of the transconductance ( gm) error amplifier.
Copyright © 2010–2011, Texas Instruments Incorporated
SLVSA26C – JANUARY 2010 – REVISED AUGUST 2011
DEVICE INFORMATION
MSOP10/SON
(TOP VIEW)
10
1
2
9
Thermal
Pad
3
8
(11)
4
7
6
5
PIN FUNCTIONS
DESCRIPTION
TPS54040-Q1
PH
GND
COMP
VSENSE
PWRGD
5