As a member of the SWIFT™ family of dc/dc regulators, the TPS54073 low-input voltage high-output current synchronous buck PWM converter integrates all required active components

TPS54073

Manufacturer Part NumberTPS54073
DescriptionAs a member of the SWIFT™ family of dc/dc regulators, the TPS54073 low-input voltage high-output current synchronous buck PWM converter integrates all required active components
ManufacturerTexas Instruments
TPS54073 datasheet
 


Specifications of TPS54073

Iout(max)(a)14Vin(min)(v)2.2
Vin(max)(v)4Vout(min)(v)0.9
Vout(max)(v)2.5Iq(typ)(ma)13
Switching Frequency(max)(khz)700Switch Current Limit(typ)(a)14.5
TopologyBuckOperating Temperature Range(c)-40 to 85
Pin/package28HTSSOPDuty Cycle(max)(%)90
Regulated Outputs(#)1  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
Page 5/26

Download datasheet (863Kb)Embed
PrevNext
www.ti.com
............................................................................................................................................................................................
VSENSE
PIN NAME
PIN NUMBER
DESCRIPTION
Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, and
AGND
1
RT resistor. If using the PowerPAD, connect it to AGND. See the Application Information section for
details.
Bootstrap output. 0.022- F to 0.1- F low-ESR capacitor connected from BOOT to PH generates floating
BOOT
5
drive for the high-side FET driver.
COMP
3
Error amplifier output. Connect frequency compensation network from COMP to VSENSE
Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large
15, 16, 17, 18,
PGND
copper areas to the input and output supply returns, and negative terminals of the input and output
19
capacitors. A single point connection to AGND is recommended.
PH
6-14
Phase output. Junction of the internal high-side and low-side power MOSFETs, and output inductor.
Input supply for the power MOSFET switches and internal bias regulator. Bypass the PVIN pins to the
PVIN
20, 21, 22, 23
PGND pins close to device package with a high-quality, low-ESR 10- F ceramic capacitor.
Power-good open-drain output. High when VSENSE > 90% V
PWRGD
4
output is low when SS/ENA is low or the internal shutdown signal is active.
RT
28
Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f
Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device
SS/ENA
26
operation and capacitor input to externally set the start-up time.
Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator
SYNC
27
or pin select between two internally set switching frequencies. When used to synchronize to an external
signal, a resistor must be connected to the RT pin.
Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND
VBIAS
25
pin with a high-quality, low-ESR 0.1- F to 1.0- F ceramic capacitor.
Input supply for the internal control circuits. Bypass the VIN pin to the PGND pins close to device package
VIN
24
with a high-quality, low-ESR 1- F ceramic capacitor.
VSENSE
2
Error amplifier inverting input. Connect to output voltage compensation network/output divider.
Copyright © 2005, Texas Instruments Incorporated
DEVICE INFORMATION
PWP PACKAGE
(TOP VIEW)
1
28
AGND
2
27
3
26
COMP
PWRGD
4
25
BOOT
5
24
PH
6
23
PH
7
22
THERMAL
PAD
PH
8
21
PH
9
20
PH
10
19
PH
11
18
PH
12
17
PH
13
16
PH
14
15
TERMINAL FUNCTIONS
Product Folder Link(s):
TPS54073
TPS54073
SLVS547 – FEBRUARY 2005
RT
SYNC
SS/ENA
VBIAS
VIN
PVIN
PVIN
PVIN
PVIN
PGND
PGND
PGND
PGND
PGND
, otherwise PWRGD is low. Note that
ref
Submit Documentation Feedback
.
s
5