The PCM1681 and PCM1681-Q1 are CMOS monolithic integrated circuits which feature an eight-channel 24-bit audio digital-to-analog converter (DAC) and support circuitry in small 28-lead TSSOP PowerPAD packages

PCM1681

Manufacturer Part NumberPCM1681
DescriptionThe PCM1681 and PCM1681-Q1 are CMOS monolithic integrated circuits which feature an eight-channel 24-bit audio digital-to-analog converter (DAC) and support circuitry in small 28-lead TSSOP PowerPAD packages
ManufacturerTexas Instruments
PCM1681 datasheet
 


Specifications of PCM1681

# Dacs8# Inputs / # Outputs0 / 8
ArchitectureCurrent Segment DACResolution(bits)24
Sampling Rate(max)(khz)200Control InterfaceSPI, I2C,H/W
Digital Audio InterfaceL,R,I2S,TDM,DSPThd+n(typ)(%)0.002
Dac Snr(typ)(db)105Power Consumption(typ)(mw)386
Operating Temperature Range(c)-40 to 85Analog Voltage Av/dd(min)(v)4.5
Analog Voltage Av/dd(max)(v)5.5Pin/package28HTSSOP
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
Page 18/43

Download datasheet (2Mb)Embed
PrevNext
PCM1681
PCM1681-Q1
SLES211B – FEBRUARY 2008 – REVISED JUNE
2008....................................................................................................................................................
LRCK
t
(BCH)
BCK
t
(BCY)
DATA1, DATA2,
DATA3, DATA4
PARAMETER
t
BCK cycle time
(BCY)
t
BCK pulse duration HIGH
(BCH)
t
BCK pulse duration LOW
(BCL)
LRCK pulse duration HIGH, right-justified, I
t
LRCK pulse duration HIGH, DSP format
(LRW)
LRCK pulse duration HIGH, TDM format
t
LRCK setup time to BCK rising edge
(LS)
t
LRCK hold time to BCK rising edge
(LH)
t
DATA1, DATA2, DATA3, DATA4 setup time to BCK rising edge
(DS)
t
DATA1, DATA2, DATA3, DATA4 hold time to BCK rising edge
(DH)
2
(1) For right-justified, I
S, left-justified, and DSP formats, there is no f
1/48 f
, or 1/64 f
. However, for TDM format, allowable f
S
S
100 kHz for BCK = 128 f
mode.
S
DE-EMPHASIS FILTER
The PCM1681 and PCM1681-Q1 include a digital de-emphasis filter for 32 kHz, 44.1 kHz, and 48 kHz sampling
frequencies.
18
Submit Documentation Feedback
t
t
(BCL)
(LH)
t
(DS)
t
2
S, left-justified
(sampling frequency) limitation for all of 1/32 f
S
≤ 50 kHz for BCK = 256 f
is limited to f
S
S
Figure 24. Audio Interface Timing
Product Folder Link(s):
PCM1681 PCM1681-Q1
www.ti.com
t
(LRW)
t
(LS)
1.4 V
(DH)
1.4 V
MIN
TYP
MAX
UNIT
(1)
75
35
35
1/2 f
1/2 f
S
S
t
t
(BCY)
(BCY)
t
1/f
– t
(BCY)
S
(BCY)
10
10
10
10
,
S
mode and f
S
S
Copyright © 2008, Texas Instruments Incorporated
1.4 V
ns
ns
ns
ns
ns
ns
ns