The PCM1772 and PCM1773 devices are CMOS, monolithic, integrated circuits which include stereo digital-to-analog converters, lineout circuitry, and support circuitry in small TSSOP-16 and VQFN-20 packages

PCM1772

Manufacturer Part NumberPCM1772
DescriptionThe PCM1772 and PCM1773 devices are CMOS, monolithic, integrated circuits which include stereo digital-to-analog converters, lineout circuitry, and support circuitry in small TSSOP-16 and VQFN-20 packages
ManufacturerTexas Instruments
PCM1772 datasheet
 


Specifications of PCM1772

# Dacs2# Inputs / # Outputs0 / 2
ArchitectureMultilevel Delta-SigmaResolution(bits)24
Sampling Rate(max)(khz)48Control InterfaceSPI
Digital Audio InterfaceL,R,I2SThd+n(typ)(%)0.007
Dac Snr(typ)(db)98Power Consumption(typ)(mw)6.5
Operating Temperature Range(c)0 to 70Analog Voltage Av/dd(min)(v)1.6
Analog Voltage Av/dd(max)(v)3.6Pin/package16TSSOP, 20VQFN
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
Page 3/37

Download datasheet (642Kb)Embed
PrevNext
www.ti.com
ELECTRICAL CHARACTERISTICS
all specifications at T
= 25°C, V
= V
A
CC1
otherwise noted
PARAMETER
Resolution
OPERATING FREQUENCY
Sampling frequency (f
)
S
System clock frequency
(1) (2)
DIGITAL INPUT/OUTPUT
V
IH
Input logic level
V
IL
I
IH
Input logic current
I
IL
V
OH
(3)
Output logic level
V
OL
DYNAMIC PERFORMANCE (LINE OUTPUT)
Full-scale output voltage
Dynamic range
Signal-to-noise ratio
THD+N
Channel separation
Load resistance
DC ACCURACY
Gain error
Gain mismatch,
channel-to-channel
Bipolar zero error
ANALOG LINE INPUT (MIXING CIRCUIT)
Analog input voltage range
Gain (analog input to line output)
Analog input impedance
THD+N
DIGITAL FILTER PERFORMANCE
Pass band
Stop band
Pass-band ripple
Stop-band attenuation
Group delay
44.1-kHz de-emphasis error
ANALOG FILTER PERFORMANCE
Frequency response
(1) Digital inputs and outputs are CMOS compatible.
(2) All logic inputs are 3.3-V tolerant and not terminated internally.
(3) LRCK and BCK terminals
= 2.4 V, f
= 44.1 kHz, system clock = 256 f
CC2
S
TEST CONDITIONS
V
= V
IN
CC1
V
= 0 V
IN
I
= –2 mA
OH
I
= 2 mA
OL
0 dB
EIAJ, A-weighted
EIAJ, A-weighted
0 dB
V
= 0.5 V
at BPZ
OUT
CC1
AIN = 0.56 V
(peak-to-peak)
CC2
at 20 kHz
Submit Documentation Feedback
PCM1772, PCM1773
SLES010G – SEPTEMBER 2001 – REVISED MARCH 2007
and 24-bit data, R
= 10 k , unless
S
L
PCM1772PW, PCM1773PW,
PCM1772RGA, PCM1773RGA
MIN
TYP
MAX
24
5
50
128 f
, 192 f
, 256 f
, 384 f
S
S
S
S
0.7
V
CC1
0.3 V
CC1
10
–10
0.7
V
CC1
0.3 V
CC1
0.77 V
CC2
90
98
90
98
0.007%
0.015%
70
80
10
±2
±8 % of FSR
±2
±8 % of FSR
±30
±75
0.584 V
CC2
0.91
10
0.1%
0.454 f
S
0.546 f
S
±0.04
–50
20/f
S
±0.1
±0.2
UNIT
Bits
kHz
Vdc
Vdc
A
A
Vdc
Vdc
V
P-P
dB
dB
dB
k
mV
V
P-P
k
dB
dB
dB
dB
3