The PCM1772 and PCM1773 devices are CMOS, monolithic, integrated circuits which include stereo digital-to-analog converters, lineout circuitry, and support circuitry in small TSSOP-16 and VQFN-20 packages

PCM1772

Manufacturer Part NumberPCM1772
DescriptionThe PCM1772 and PCM1773 devices are CMOS, monolithic, integrated circuits which include stereo digital-to-analog converters, lineout circuitry, and support circuitry in small TSSOP-16 and VQFN-20 packages
ManufacturerTexas Instruments
PCM1772 datasheet
 


Specifications of PCM1772

# Dacs2# Inputs / # Outputs0 / 2
ArchitectureMultilevel Delta-SigmaResolution(bits)24
Sampling Rate(max)(khz)48Control InterfaceSPI
Digital Audio InterfaceL,R,I2SThd+n(typ)(%)0.007
Dac Snr(typ)(db)98Power Consumption(typ)(mw)6.5
Operating Temperature Range(c)0 to 70Analog Voltage Av/dd(min)(v)1.6
Analog Voltage Av/dd(max)(v)3.6Pin/package16TSSOP, 20VQFN
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
Page 5/37

Download datasheet (642Kb)Embed
PrevNext
www.ti.com
TERMINAL FUNCTIONS
PCM1772PW
TERMINAL
I/O
NAME
NO.
AGND1
5
Analog ground. This is a return for V
AGND2
6
Analog ground. This is a return for V
AIN
10
I
Monaural analog signal mixer input. The signal can be mixed with the output of the L- and R-channel DACs.
BCK
3
I/O Serial bit clock. Clocks the individual bits of the audio data input, DATA. In the slave interface mode, this clock is
input from an external device. In master interface mode, the PCM1772 device generates the BCK output to an
external device.
DATA
2
I
Serial audio data input
LRCK
1
I/O Left and right clock. Determines which channel is being input on the audio data input, DATA. The frequency of
LRCK must be the same as the audio sampling rate. In the slave interface mode, this clock is input from an
external device. In the master interface mode, the PCM1772 device generates the LRCK output to an external
device.
MC
14
I
Mode control port serial bit clock input. Clocks the individual bits of the control data input, MD.
MD
13
I
Mode control port serial data input. Controls the operation mode on the PCM1772 device.
MS
15
I
Mode control port select. The control port is active when this terminal is low.
PD
4
I
Reset input. When low, the PCM1772 device is powered down, and all mode control registers are reset to default
settings.
SCKI
16
I
System clock input
V
12
Power supply for all analog circuits except the lineout amplifier.
CC1
V
11
Analog power supply for the lineout amplifier circuits. The voltage level must be the same as V
CC2
V
7
Decoupling capacitor connection. An external 10- F capacitor connected from this terminal to analog ground is
COM
required for noise filtering. Voltage level of this terminal is 0.5 V
V
L
9
O
L-channel analog signal output of the lineout amplifiers
OUT
V
R
8
O
R-channel analog signal output of the lineout amplifiers
OUT
SLES010G – SEPTEMBER 2001 – REVISED MARCH 2007
DESCRIPTION
.
CC1
.
CC2
nominal.
CC2
Submit Documentation Feedback
PCM1772, PCM1773
.
CC1
5