The PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders

PCM9211

Manufacturer Part NumberPCM9211
DescriptionThe PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders
ManufacturerTexas Instruments
PCM9211 datasheet
 


Specifications of PCM9211

Jitter(ps)50Sampling Rate(max)(khz)216
Power Supply(v)4.5-5.5 for Analog ,2.9-3.6 for DIXAdc Resolution(bits)24
Adc Sample Rate (ksps)96Control ModeSPI, I2C, Hardware
InputsPCM,S/PDIF, ADCOutputPCM,S/PDIF
Operating Temperature Range(c)-40 to 85Pin/package48LQFP
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 20/121

Download datasheet (2Mb)Embed
PrevNext
PCM9211
SBAS495 – JUNE 2010
ADC: Clock Source Configuration
A number of clock sources for the ADC are provided. Clock source selection is done using the ADCLK[2:0]
register (Register 42h). In most applications, the onboard clock (XTI) is used, but using another clock source
(such as a DIR recovered clock or AUXIN clock) is also possible. The ADC can only be used in a slave mode
unless it is set to run in standalone mode.
1. Driving the ADC From an XTI (External) Clock
The dividing ratio for the incoming clock (XTI) is set by using the registers XSCK[1:0], XBCL[1:0], and
XLRCL[1:0] (Register 31h). These registers provide the ability to drive the device up to 192 kHz; however,
the integrated ADC sample rate is only supported in the range of 16 kHz to 96 kHz.
Keep this limitation in mind when setting the registers.
2. Driving the ADC From the DIR Clock
The ADC maximum specified sampling frequency is 96 kHz. The maximum supported frequency of the DIR
is 216 kHz. Therefore, special care must be taken when driving the ADC clock from the DIR receiver clock.
Driving the ADC clock from the DIR is done by setting Register 42h/ADCLK-001. An ADC clock limiter is set
in Register 42h/ADFSLMT. This limiter only functions when the DIR is selected as the clock source.
If the DIR receives data that are over 96 kHz and generates a clock for the ADC that exceeds its
specifications, then the ADC is forced into a power-down state. If the limiter is not set, the ADC will run
beyond its specified limits and generate erroneous data.
ADC: Standalone Operation
This configuration allows separate use of the ADC from the rest of the device. In this configuration, PCM data
(SCK, BCK, LRCK, and Data) are routed directly out to MPIO_C.
This mode is the only state where the ADC can act as the master (set in register ADIFMD). In master mode, the
ADC can output SCK clocks at 256f
During normal ADC operation, the system clock (SCK) is sourced within the PCM9211 (that is, either the DIR
SCK, or the oscillator circuit SCK). By running the ADC in Master mode, the ADC can operate from an external
SCK source (such as a DSP or PLL circuit), and provide BCK and LRCK to the rest of the PCM9211 circuitry and
external components.
To configure the ADC for standalone operation, set MPCSEL[2:0] to 001. ADIFMD should also be set to 010 or
100.
20
Submit Documentation Feedback
or 512f
.
S
S
Product Folder Link(s):
PCM9211
www.ti.com
Copyright © 2010, Texas Instruments Incorporated