The PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders

PCM9211

Manufacturer Part NumberPCM9211
DescriptionThe PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders
ManufacturerTexas Instruments
PCM9211 datasheet
 


Specifications of PCM9211

Jitter(ps)50Sampling Rate(max)(khz)216
Power Supply(v)4.5-5.5 for Analog ,2.9-3.6 for DIXAdc Resolution(bits)24
Adc Sample Rate (ksps)96Control ModeSPI, I2C, Hardware
InputsPCM,S/PDIF, ADCOutputPCM,S/PDIF
Operating Temperature Range(c)-40 to 85Pin/package48LQFP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 22/121

Download datasheet (2Mb)Embed
PrevNext
PCM9211
SBAS495 – JUNE 2010
ADC: Audio Interface Mode and Timing
The digital audio data can be interfaced in either slave or master mode. The interface mode is selected by using
the serial mode control described in the
mode is available only for ADC standalone operation by setting Register 6Fh/MPCSEL. In slave mode, BCK and
LRCK are inputs to the ADC. BCK must be 64f
specification is shown in
Figure
15.
t
t
BCH
BC L
BCK
(INPUT)
t
BC Y
LRCK
(INPUT)
DOUT
SYMBOL
t
BCK Cycle Time
BCY
t
BCK High Time
BCH
t
BCK Low Time
BCL
t
LRCK Set-up Time to BCK Rising Edge
LRS
t
LRCK Hold Time to BCK Rising Edge
LRH
t
DOUT Delay Time from BCK Falling Edge
DOD
Note:
Load capacitance of output is 20 pF. This timing requirement is applied when the ADC is working in standalone mode.
The master mode through MPIO_C ports are set by Register 48h/ADIFMD and Register 6Fh/MPCSEL.
Figure 15. Audio Data Interface Timing (Slave Mode: BCK and LRCK Work as Inputs)
22
Submit Documentation Feedback
Serial Control Mode
section. The default mode is slave mode. Master
. DOUT changes on the falling edge of BCK. The default timing
S
t
t
LRH
LRS
t
DOD
DESCRIPTION
Product Folder Link(s):
PCM9211
www.ti.com
1.4 V
1.4 V
0.5 V
DD
MIN
TYP
MAX
UNITS
75
ns
35
ns
35
ns
10
ns
10
ns
10
70
ns
Copyright © 2010, Texas Instruments Incorporated