The PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders

PCM9211

Manufacturer Part NumberPCM9211
DescriptionThe PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders
ManufacturerTexas Instruments
PCM9211 datasheet
 


Specifications of PCM9211

Jitter(ps)50Sampling Rate(max)(khz)216
Power Supply(v)4.5-5.5 for Analog ,2.9-3.6 for DIXAdc Resolution(bits)24
Adc Sample Rate (ksps)96Control ModeSPI, I2C, Hardware
InputsPCM,S/PDIF, ADCOutputPCM,S/PDIF
Operating Temperature Range(c)-40 to 85Pin/package48LQFP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 49/121

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
Default Routing Function (After RESET)
The default routing paths are shown in
INT0. Note that by default, MPIO_A0-A3 pins are Hi-Z as set by Registers MPA0HZ, MPA1HZ, MPA2HZ, and
MPA3HZ.
AUXIN 0
RXIN 0
RXIN0
RXIN 1
RXIN1
RXIN 2
RXIN2
RXIN 3
RXIN3
RXIN 4/ASCKI 0
RXIN4
RXIN 5/ABCKI 0
RXIN5
RXIN 6/ALRCKI 0
RXIN6
RXIN 7/ADIN0
RXIN7
MPIO_ A0( CLKST )
RXIN8
MPIO_ A1( VOUT)
RXIN9
MPIO_ A
MPIO_ A2( XMCKO)
RXIN10
SELECTOR
MPIO_ A3( INT0)
RXIN11
These pins are Hi-Z
DITOUT
at default.
VINL
ADC
VINR
VCOM
Com. Supply
MPIO _C0( TXSCK )
ADC Standalone
MPIO _C1( TXBCK )
MPIO_ C
MPIO _C2( TXLRCK )
SELECTOR
AUXIN1
MPIO _C3( TXDIN )
XTI
XTO
OSC
Function
Control
GPIO/GPO
Data
Figure 32. Default Routing Block Diagram
By default, the ADC starts up as a clock slave to the crystal that is connected to the PCM9211. The DIR receives
data on RXIN2. When the DIR is unlocked, the ADC has priority, and uses the Main port. When the DIR is
locked, data from the MAIN PORT are DIR data.
Copyright © 2010, Texas Instruments Incorporated
Figure
32. MPIO_A0-A3 are selected by CLKST, VOUT, XMCKO, and
FILT
AUTO
DIR
DIR
DOUT
ADC
PLL
AUXIN0
SCKO/ BCK/LRCK
AUXIN1
Lock :DIR
AUXIN2
Unlock:ADC
Clock/ Data
Recovery
AUTO
DIR
ADC
Lock Detection
AUXIN0
AUXIN1
RECOUT 0
AUXIN2
RECOUT 1
ADC
ADC Mode
Control
AUTO
DIR
ADC
AUXIN0
AUXIN1
ADC Clock
(SCK /BCK/LRCK)
Divider
XMCKO
Secondary BCK / LRCK
(To MPIO _A & MPO0/1 )
XMCKO
Divider
Divider
Selector
EXTRA DIR FUNCTIONS
REGISTER
DIR
DIR
DIR CS
ERROR DETECTION
P and P
f Calculator
( 48-bit)
C
D
S
Non-PCM DETECTION
f Calculator
S
All Port
DIT CS
Flags
DIR Interrupt
f Calculator
( 48-bit)
S
DTS-CD/LD Detection
Validity Flag
User Data
Channel Status Data
BFRAME Detection
Interrupt System
Product Folder Link(s):
PCM9211
PCM9211
SBAS495 – JUNE 2010
RXIN7
SCKO
BCK
MAIN
OUTPUT
LRCK
PORT
DOUT
DIT
RECOUT0
MPO 0(TXOUT )
RECOUT1
MPO0/1
MPO 1(VOUT )
SELECTOR
DITOUT
MPIO _B 0(ASCKI 2)
MPIO _B 1(ABCKI 2)
AUXOUT
MPIO _B
MPIO _B 2(ALRCKI 2)
SELECTOR
AUXIN 2
MPIO _B 3(ADIN2)
SBCK /SLRCK
( to MPIO_A )
ERROR/ INT0 (ERROR )
NPCM/INT1 (NPCM )
MPIO_ A
MPIO_ B
MPIO_ C
MPO0
MPO1
Submit Documentation Feedback
49