The PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders

PCM9211

Manufacturer Part NumberPCM9211
DescriptionThe PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders
ManufacturerTexas Instruments
PCM9211 datasheet
 


Specifications of PCM9211

Jitter(ps)50Sampling Rate(max)(khz)216
Power Supply(v)4.5-5.5 for Analog ,2.9-3.6 for DIXAdc Resolution(bits)24
Adc Sample Rate (ksps)96Control ModeSPI, I2C, Hardware
InputsPCM,S/PDIF, ADCOutputPCM,S/PDIF
Operating Temperature Range(c)-40 to 85Pin/package48LQFP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 53/121

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
Figure 35
shows a block diagram of DSD Input Mode (this illustration includes an example of DSD input =
MPIO_Cx pins).
AUXIN 0
RXIN 0
RXIN0
RXIN 1
RXIN1
RXIN 2
RXIN2
RXIN 3
RXIN3
RXIN 4/ASCKI 0
RXIN4
RXIN 5/ABCKI 0
RXIN5
RXIN 6/ALRCKI 0
RXIN6
RXIN 7/ADIN0
RXIN7
MPIO_ A0
RXIN8
MPIO_ A1
RXIN9
MPIO_ A
MPIO_ A2
RXIN10
SELECTOR
MPIO_ A3
RXIN11
DITOUT
VINL
ADC
VINR
VCOM
Com. Supply
MPIO _C0( DSCKI)
ADC Standalone
MPIO _C1( DBCKI)
MPIO_ C
MPIO _C2( DSDRI )
SELECTOR
AUXIN1
MPIO _C3( DSDLI )
Note:
Blue lines
are through-paths for DBCKI, DSDRI, and DSDLI.
Figure 35. DSD Input Mode Block Diagram
Copyright © 2010, Texas Instruments Incorporated
FILT
AUTO
DIR
DIR
ADC
PLL
AUXIN0
AUXIN1
Lock :DIR
AUXIN2
Unlock:ADC
Clock/ Data
Recovery
AUTO
DIR
ADC
Lock Detection
AUXIN0
AUXIN1
RECOUT 0
AUXIN2
RECOUT 1
ADC
ADC Mode
Control
AUTO
DIR
ADC
AUXIN0
AUXIN1
Red lines
are DSCKO generation paths.
Product Folder Link(s):
PCM9211
PCM9211
SBAS495 – JUNE 2010
RXIN7
SCKO ( DSCKO)
DOUT
BCK (DBCKO )
MAIN
OUTPUT
LRCK (DSDRO )
PORT
DOUT ( DSDLO)
SCKO from DIR
BCK from AUXIN 1
LRCK from AUXIN 1
DIT
RECOUT0
MPO 0
RECOUT1
MPO0/1
MPO 1
SELECTOR
DITOUT
MPIO _B 0
MPIO _B 1
AUXOUT
MPIO _B
MPIO _B 2
SELECTOR
AUXIN 2
MPIO _B 3
Submit Documentation Feedback
53