The PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders

PCM9211

Manufacturer Part NumberPCM9211
DescriptionThe PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders
ManufacturerTexas Instruments
PCM9211 datasheet
 


Specifications of PCM9211

Jitter(ps)50Sampling Rate(max)(khz)216
Power Supply(v)4.5-5.5 for Analog ,2.9-3.6 for DIXAdc Resolution(bits)24
Adc Sample Rate (ksps)96Control ModeSPI, I2C, Hardware
InputsPCM,S/PDIF, ADCOutputPCM,S/PDIF
Operating Temperature Range(c)-40 to 85Pin/package48LQFP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 55/121

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
Register Write Operation
Figure 37
shows the functional timing diagram for a single write operation on the serial control port. MS is held at
'1' until a register must be written. To start the register write cycle, MS should be set to '0'. 16 clocks are then
provided on MC, corresponding to the 16 bits of the control data word on MDI. After the 16th clock cycle has
been completed, MS is set to '1' to latch the data into the indexed mode control register.
MS
MC
MDI
DC
“ 0”
ADR 6 ADR 5 ADR 4 ADR 3 ADR 2 ADR 1 ADR 0
Channel status data are available from the Channel Status registers. To read the first 48 bits of the Channel
Status registers accurately, the read should be started 48f
pulled to '0', there are no time requirements in which to read the data because the registers are locked.
Both INT0 and INT1 can also be masked to highlight when the Channel Status has been updated. In many
cases, Channel Status does not change during playback (of a movie or music). Once the source changes,
though, the Channel Status changes. This change causes an interrupt, which can then be used to trigger the
DSP to read the Channel Status registers. The interrupt source is called OCSRNWx (Output Channel Status
Renewal).
The OCSRNWx flag can be held in the INTx register, or masked and brought out to the ERR/INT0 or
NPCM/INT1 pin.
Register Read Operation
Figure 38
shows the functional timing diagram for single read operations on the SPI serial control port. MS is
held high until a register is to be read. To start the register read cycle, MS is set to a low state. 16 clocks are
then provided on MC, corresponding to the first eight bits of the control data word on MDI, and second eight bits
of the read-back data word from MDO. After the 16th clock cycle has been completed, MS is set to high for next
write or read operation. MDO remains in a Hi-Z (or high impedance) state except for a period of eight MC clocks
for actual data transfer.
MS
MC
MDI
DC
“1 ”
ADR 6 ADR 5 ADR 4 ADR 3 ADR 2 ADR 1
MDO
“HI - Z ”
Copyright © 2010, Texas Instruments Incorporated
D7
D6
D5
D4
D3
Figure 37. Register Write Operation
after the start of the block. However, once MS is
S
ADR 0
DON ’T CARE
D7
D6
D5
D4
D3
Figure 38. Register Read Operation
Product Folder Link(s):
PCM9211
PCM9211
SBAS495 – JUNE 2010
D2
D1
D0
DC
DC
R /W ADR 6
R /W ADR 6
( DC)
D2
D1
D0
“HI -Z ”
Submit Documentation Feedback
55