The PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders

PCM9211

Manufacturer Part NumberPCM9211
DescriptionThe PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders
ManufacturerTexas Instruments
PCM9211 datasheet
 


Specifications of PCM9211

Jitter(ps)50Sampling Rate(max)(khz)216
Power Supply(v)4.5-5.5 for Analog ,2.9-3.6 for DIXAdc Resolution(bits)24
Adc Sample Rate (ksps)96Control ModeSPI, I2C, Hardware
InputsPCM,S/PDIF, ADCOutputPCM,S/PDIF
Operating Temperature Range(c)-40 to 85Pin/package48LQFP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 58/121

Download datasheet (2Mb)Embed
PrevNext
PCM9211
SBAS495 – JUNE 2010
Timing Diagram
Figure 43
shows the detailed timing diagram for SCL and SDA.
Start
t
t
BUF
D-SU
SDA
t
LOW
SCL
t
S-HD
t
SCL-F
SYMBOL
DESCRIPTION
f
SCL clock frequency
SCL
t
Bus free time between STOP and START condition
BUF
t
Low period of the SCL clock
LOW
t
High period of the SCL clock
HI
t
Setup time for START/Repeated START condition
S-SU
t
Hold time for START/Repeated START condition
S-HD
t
Data setup time
D-SU
t
Data hold time
D-HD
t
Rise time of SCL signal
SCL-R
t
Fall time of SCL signal
SCL-F
t
Rise time of SDA signal
SDA-R
t
Fall time of SDA signal
SDA-F
t
Setup time for STOP condition
P-SU
t
Allowable glitch width
GW
C
Capacitive load for SDA and SCL line
B
Noise margin at High level for each connected device
V
NH
(including hysteresis)
Noise margin at Low level for each connected device
V
NL
(including hysteresis)
V
Hysteresis of Schmitt-trigger input
HYS
58
Submit Documentation Feedback
Repeated Start
t
D-HD
t
t
SCL-R
S-HD
t
t
HI
S-SU
STANDARD MODE
MIN
MAX
100
4.7
4.7
4.0
4.7
4.0
250
0
3450
1000
1000
1000
1000
4.0
400
0.2 × V
DD
0.1 × V
DD
n/a
Figure 43. Control Interface Timing
Product Folder Link(s):
PCM9211
www.ti.com
Stop
t
SDA-F
t
t
SDA-R
P-SU
t
GW
FAST MODE
MIN
MAX
UNITS
400
kHz
1.3
µs
1.3
µs
0.6
µs
0.6
µs
0.6
µs
100
ns
0
900
ns
20 + 0.1C
300
ns
B
20 + 0.1C
300
ns
B
20 + 0.1C
300
ns
B
20 + 0.1C
300
ns
B
0.6
µs
n/a
50
ns
100
pF
0.2 × V
V
DD
0.1 × *V
V
DD
0.05 × V
V
DD
Copyright © 2010, Texas Instruments Incorporated