The PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders

PCM9211

Manufacturer Part NumberPCM9211
DescriptionThe PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders
ManufacturerTexas Instruments
PCM9211 datasheet
 


Specifications of PCM9211

Jitter(ps)50Sampling Rate(max)(khz)216
Power Supply(v)4.5-5.5 for Analog ,2.9-3.6 for DIXAdc Resolution(bits)24
Adc Sample Rate (ksps)96Control ModeSPI, I2C, Hardware
InputsPCM,S/PDIF, ADCOutputPCM,S/PDIF
Operating Temperature Range(c)-40 to 85Pin/package48LQFP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 61/121

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
ADR
REGISTER DESCRIPTION
20h
ERROR Output Condition and Shared Port Settings
21h
DIR Initial Settings 1/3
22h
DIR Initial Settings 2/3
23h
DIR Initial Settings 3/3
24h
Oscillation Circuit Control
25h
ERROR Cause Setting
26h
AUTO Source Selector Cause Setting
27h
DIR Acceptable f
Range Setting and Mask
S
28h
Non-PCM Definition Setting
29h
DTS CD/LD Detection Setting
2Ah
INT0 Output Cause Mask Setting
2Bh
INT1 Output Cause Mask Setting
2Ch
INT0 Output Register
2Dh
INT1 Output Register
2Eh
INT0, INT1 Output Polarity Setting
2Fh
DIR Output Data Format
30h
DIR Recovered System Clock Ratio Setting
31h
XTI Source Clock Frequency Setting
32h
DIR Source, Sec. Bit/LR Clock Frequency Setting
33h
XTI Source, Sec. Bit/LR Clock Frequency Setting
DIR Input Biphase Source Select, Coax Amp.
34h
Control
35h
RECOUT0 Output Biphase Source Select
36h
RECOUT1 Output Biphase Source Select
37h
Port f
Calculator Measurement Target Setting
S
38h
Port f
Calculator Result Output
S
Incoming Biphase Information and Calculated f
S
39h
Output
P
Buffer Byte0 (Burst Preamble P
Output
C
C
3Ah
Register)
P
Buffer Byte1 (Burst Preamble P
Output
C
C
3Bh
Register)
P
Buffer Byte0 (Burst Preamble PD Output
D
3Ch
Register)
P
Buffer Byte1 (Burst Preamble P
Output
D
D
3Dh
Register)
40h
System Reset Control
42h
ADC Function Control 1/3
46h
ADC L-ch, digital ATT control
47h
ADC R-ch, digital ATT control
48h
ADC Function Control 2/3
49h
ADC Function Control 3/3
5Ah
DIR Channel Status Data Buffer 1/6
5Bh
DIR Channel Status Data Buffer 2/6
5Ch
DIR Channel Status Data Buffer 3/6
5Dh
DIR Channel Status Data Buffer 4/6
5Eh
DIR Channel Status Data Buffer 5/6
5Fh
DIR Channel Status Data Buffer 6/6
60h
DIT Function Control 1/3
61h
DIT Function Control 2/3
62h
DIT Function Control 3/3
63h
DIT Channel Status Data Buffer 1/6
64h
DIT Channel Status Data Buffer 2/6
65h
DIT Channel Status Data Buffer 3/6
66h
DIT Channel Status Data Buffer 4/6
Copyright © 2010, Texas Instruments Incorporated
REGISTER INFORMATION
Table 35. REGISTER MAP
R/W
B7
B6
B5
B4
R/W
RSV
ERRCON
MCHR
RSV
R/W
RSV
RSV
RSV
RXFSRNG
R/W
RSV
CLKSTCON
RSV
CLKSTP
R/W
RSV
RSV
XTIWT1
XTIWT0
R/W
OSCAUTO
RSV
RSV
XMCKEN
R/W
RSV
RSV
EFSCHG
EFSLMT
R/W
ACKSL
AERROR
RSV
AFSLMT
R/W
MSK128
MSK64
RSV
NOMLMT
R/W
RSV
RSV
CS1BPLS
NPCMP
R/W
RSV
RSV
RSV
RSV
R/W
MERROR0
MNPCM0
MEMPHF0
MDTSCD0
R/W
MERROR1
MNPCM1
MEMPHF1
MDTSCD1
R
OERROR0
ONPCM0
OEMPHF0
ODTSCD0
R
OERROR1
ONPCM1
OEMPHF1
ODTSCD1
R/W
RSV
INT1P
RSV
ADLVLTH1
R/W
RSV
RSV
RSV
RSV
PSCKAUT
R/W
RSV
RSV
RSV
O
R/W
RSV
RSV
XSCK1
XSCK0
R/W
RSV
PSBCK2
PSBCK1
PSBCK0
R/W
RSV
XSBCK2
XSBCK1
XSBCK0
R/W
RX0DIS
RX1DIS
RSV
RSV
R/W
RSV
RSV
RSV
MPO0MUT
R/W
RSV
RSV
RSV
MPO1MUT
R/W
RSV
RSV
RSV
RSV
R
PFSST
PFSPO2
PFSPO1
PFSPO0
R
SFSST
SCSBIT1
RSV
RSV
R
PC7
PC6
PC5
PC4
R
PC15
PC14
PC13
PC12
R
PD7
PD6
PD5
PD4
R
PD15
PD14
PD13
PD12
R/W
MRST
SRST
ADDIS
RXDIS
R/W
RSV
RSV
ADCKOUT
ADDTRX7
R/W
ADATTL7
ADATTL6
ADATTL5
ADATTL4
R/W
ADATTR7
ADATTR6
ADATTR5
ADATTR4
R/W
RSV
ADIFMD2
ADIFMD1
ADIFMD0
R/W
RSV
RSV
RSV
ADZCDD
R
RXCS7
RXCS6
RXCS5
RXCS4
R
RXCS15
RXCS14
RXCS13
RXCS12
R
RXCS23
RXCS22
RXCS21
RXCS20
R
RXCS31
RXCS30
RXCS29
RXCS28
R
RXCS39
RXCS38
RXCS37
RXCS36
R
RXCS47
RXCS46
RXCS45
RXCS44
R/W
RSV
TXSSRC2
TXSSRC1
TXSSRC0
R/W
RSV
TXSCK2
TXSCK1
TXSCK0
R/W
RSV
RSV
TXDMUT
RSV
R/W
TXCS7
TXCS6
TXCS5
TXCS4
R/W
TXCS15
TXCS14
TXCS13
TXCS12
R/W
TXCS23
TXCS22
TXCS21
TXCS20
R/W
TXCS31
TXCS30
TXCS29
TXCS28
Product Folder Link(s):
PCM9211
PCM9211
SBAS495 – JUNE 2010
B3
B2
B1
B0
ERRHZ
ERRSEL
NPCMHZ
NPCMSEL
RSV
RSV
RSV
RSV
RSV
RSV
RSV
RXVDLY
PRTPRO1
PRTPRO0
ERRWT1
ERRWT0
XMCKDIV1
XMCKDIV0
RSV
RSV
ENPCM
EVALID
EPARITY
EUNLOCK
ANPCM
AVALID
RSV
AUNLOCK
HILMT1
HILMT0
LOLMT1
LOLMT0
RSV
DTSCD
PAPB
CSBIT1
DTS16
DTS14
DTSPRD1
DTSPRD0
MCSRNW0
MPCRNW0
MFSCHG0
RSV
MCSRNW1
MPCRNW1
MFSCHG1
MADLVL1
OCSRNW0
OPCRNW0
OFSCHG0
RSV
OCSRNW1
OPCRNW1
OFSCHG1
OADLVL1
ADLVLTH0
INT0P
RSV
RSV
RSV
RXFMT2
RXFMT1
RXFMT0
RSV
PSCK2
PSCK1
PSCK0
XBCK1
XBCK0
XLRCK1
XLRCK0
RSV
PSLRCK2
PSLRCK1
PSLRCK0
RSV
XSLRCK2
XSLRCK1
XSLRCK0
RXSEL3
RXSEL2
RXSEL1
RXSEL0
RO0SEL3
RO0SEL2
RO0SEL1
RO0SEL0
RO1SEL3
RO1SEL2
RO1SEL1
RO1SEL0
RSV
PFSTGT2
PFSTGT1
PFSTGT0
PFSOUT3
PFSOUT2
PFSOUT1
PFSOUT0
SFSOUT3
SFSOUT2
SFSOUT1
SFSOUT0
PC3
PC2
PC1
PC0
PC11
PC10
PC9
PC8
PD3
PD2
PD1
PD0
PD11
PD10
PD9
PD8
RSV
RSV
TXDIS
XODIS
ADFSLMT
ADCLK2
ADCLK1
ADCLK0
ADATTL3
ADATTL2
ADATTL1
ADATTL0
ADATTR3
ADATTR2
ADATTR1
ADATTR0
RSV
RSV
ADFMT1
ADFMT0
ADBYP
ADPHSE
ADMUTR
ADMUTL
RXCS3
RXCS2
RXCS1
RXCS0
RXCS11
RXCS10
RXCS9
RXCS8
RXCS19
RXCS18
RXCS17
RXCS16
EXCS27
RXCS26
RXCS25
RXCS24
RXCS35
RXCS34
RXCS33
RXCS32
RXCS43
RXCS42
RXCS41
RXCS40
RSV
TXPSRC2
TXPSRC1
TXPSRC0
RSV
RSV
TXFMT1
TXFMT0
TXVFLG
RSV
RSV
RSV
TXCS3
TXCS2
TXCS1
TXCS0
TXCS11
TXCS10
TXCS9
TXCS8
TXCS19
TXCS18
TXCS17
TXCS16
TXCS27
TXCS26
TXCS25
TXCS24
Submit Documentation Feedback
61