The PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders

PCM9211

Manufacturer Part NumberPCM9211
DescriptionThe PCM9211 is a complete analog and digital front-end for today's multimedia players and recorders
ManufacturerTexas Instruments
PCM9211 datasheet
 


Specifications of PCM9211

Jitter(ps)50Sampling Rate(max)(khz)216
Power Supply(v)4.5-5.5 for Analog ,2.9-3.6 for DIXAdc Resolution(bits)24
Adc Sample Rate (ksps)96Control ModeSPI, I2C, Hardware
InputsPCM,S/PDIF, ADCOutputPCM,S/PDIF
Operating Temperature Range(c)-40 to 85Pin/package48LQFP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 88/121

Download datasheet (2Mb)Embed
PrevNext
PCM9211
SBAS495 – JUNE 2010
DATA
B7
B6
Reg Name
RSV
RSV
Default Value
0
0
Memo
ADCKOUT: ADC Clock (SCK, BCK, LRCK) Output Select at ADC Power-Down
0: Output enable even at ADDIS = 1 (default)
1: Output disable at ADDIS = 0
ADDTRX7: ADC Output Data Select to Main Port, DOUT Pin
0: DOUT = ADC DOUT (default)
1: DOUT = RXIN7 (ADIN0)
This register can select an external ADC data from RXIN7 (ADIN0) to Main Port DOUT pin when
an external ADC is used.
ADFSLMT: ADC Sampling Frequency Limiter for DIR Clock Source
0: Disable (default)
1: Enable
When ADFSLMT = 1, ADCLK[2:0] = 001(ADC clock is DIR output clock) and DIR locks at
frequency from 14 kHz to 111 kHz, the ADC is forced into power down.
ADCLK[2:0]: ADC Clock Source (SCK/BCK/LRCK) Select
000: AUTO (DIR or XTI)
001: DIR
010: XTI (default)
011: AUXIN0
100: AUXIN1
100: AUXIN2
110: Reserved
111: Reserved
The ADC clock source must be normally set to XTI source with fixed frequency (the clocks at the XTI source
select are generated by the SCK/BCK/LRCK dividers). Its frequency is set by the register of XSCK[1:0],
XBCK[1:0], and XLRCK[1:0].).
88
Submit Documentation Feedback
Register 42h, ADC Function Control 1/3
(Address: 42h, Write and Read)
B5
B4
B3
ADCKOUT
ADDTRX7
ADFSLMT
0
0
0
Product Folder Link(s):
PCM9211
www.ti.com
B2
B1
B0
ADCLK2
ADCLK1
ADCLK0
0
1
0
Copyright © 2010, Texas Instruments Incorporated