The ADS5440 is a 13-bit 210 MSPS analog-to-digital converter (ADC) that operates from a 5 V supply, while providing LVDS-compatible digital outputs from a 3

ADS5440

Manufacturer Part NumberADS5440
DescriptionThe ADS5440 is a 13-bit 210 MSPS analog-to-digital converter (ADC) that operates from a 5 V supply, while providing LVDS-compatible digital outputs from a 3
ManufacturerTexas Instruments
ADS5440 datasheet
 


Specifications of ADS5440

Resolution(bits)13Sample Rate (max)(sps)210MSPS
# Input Channels1Snr(db)69
Sfdr(db)80Power Consumption(typ)(mw)2250
Operating Temperature Range(c)-40 to 85InterfaceParallel LVDS
Analog Voltage Av/dd(min)(v)4.75Analog Voltage Av/dd(max)(v)5.25
Digital Supply(min)(v)3Digital Supply(max)(v)3.6
ArchitecturePipelineInl(max)(+/-lsb)0.9
Sinad(db)68Enob(bits)11.4
Input Range2.2V (p-p)Reference ModeInt
Dnl(max)(+/-lsb)0.4Analog Input Bw(mhz)500
Pin/package80HTQFP  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
Page 1/30

Download datasheet (2Mb)Embed
Next
www.ti.com
13-BIT 210 MSPS ANALOG-TO-DIGITAL CONVERTER
FEATURES
13-Bit Resolution
210 MSPS Sample Rate
SNR = 69 dBc at 100-MHz IF and 210 MSPS
SFDR = 76 dBc at 100-MHz IF and 210 MSPS
SNR = 68.1 dBc at 230-MHz IF and 210 MSPS
SFDR = 74 dBc at 230-MHz IF and 210 MSPS
2.2 V
Differential Input Voltage
PP
Fully Buffered Analog Inputs
5 V Analog Supply Voltage
LVDS Compatible Outputs
Total Power Dissipation: 2 W
Offset Binary Output Format
TQFP-80 PowerPAD™ Package
Pin Compatible with the ADS5444
Industrial Temperature Range = –40°C to 85°C
DESCRIPTION
The ADS5440 is a 13-bit 210 MSPS analog-to-digital converter (ADC) that operates from a 5 V supply, while
providing LVDS-compatible digital outputs from a 3.3 V supply. The ADS5440 input buffer isolates the internal
switching of the onboard track and hold (T&H) from disturbing the signal source. An internal reference generator
is also provided to further simplify the system design. The ADS5440 has outstanding low noise and linearity over
input frequency.
AIN
A1
TH1
AIN
VREF
Reference
CLK
Timing
CLK
OVR
The ADS5440 is available in an 80-pin TQFP PowerPAD™ package. The ADS5440 is built on a state of the art
Texas Instruments complementary bipolar process (BiCom3X) and is specified over the full industrial
temperature range (–40°C to 85°C).
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
APPLICATIONS
Test and Measurement
Software-Defined Radio
Multi-channel Basestation Receivers
Basestation Tx Digital Predistortion
Communications Instrumentation
RELATED PRODUCTS
ADS5424 - 14-bit, 105 MSPS ADC
ADS5423 - 14-bit, 80 MSPS ADC
ADS5444 - 13-bit, 250 MSPS ADC
+
TH2
A2
ADC1
DAC1
5
Digital Error Correction
OVR
DRY
DRY
D[12:0]
SLAS467A – JULY 2005 – REVISED DECEMBER 2005
AV
DV
DD
DD
+
TH3
A3
ADC3
ADC2
DAC2
5
GND
Copyright © 2005, Texas Instruments Incorporated
ADS5440
5
B0061-01

ADS5440 Summary of contents

  • Page 1

    ... Timing CLK OVR The ADS5440 is available in an 80-pin TQFP PowerPAD™ package. The ADS5440 is built on a state of the art Texas Instruments complementary bipolar process (BiCom3X) and is specified over the full industrial temperature range (–40°C to 85°C). Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet ...

  • Page 2

    ... ADS5440IPFP (1) (1) TEST CONDITIONS Submit Documentation Feedback www.ti.com (1) Ordering Transport Number Media, Quantity ADS5440IPFP Tray, 96 ADS5440IPFPR Tape and Reel, 1000 VALUE / UNIT –0 +0 –0 +0 ±2.5 V –0 DRV +0 –40°C to 85°C 150° ...

  • Page 3

    ... T MIN = 3.3 V, –1 dBFS differential input, and TEST CONDITIONS MHz MHz IN 100-MHz supply frequency V = full scale 100 MHz Submit Documentation Feedback ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 MIN NOM MAX 4.75 5 5.25 3 3.3 3.6 2.2 2.4 10 210 3 50% – 85° ...

  • Page 4

    ... ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 ELECTRICAL CHARACTERISTICS (continued) MIN, TYP, and MAX values 25°C, full temperature range 50% clock duty cycle DRV DD noted PARAMETER DYNAMIC AC CHARACTERISTICS SNR Signal-to-noise ratio SFDR Spurious free dynamic range ...

  • Page 5

    ... 230 MHz 300 MHz 400 MHz MHz IN Inputs tied to common-mode Submit Documentation Feedback ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 = 85°C, sampling rate = 210 MSPS, MAX differential clock, unless otherwise PP MIN TYP MAX UNIT 69.6 68.8 68 66.8 66 ...

  • Page 6

    ... ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 TIMING CHARACTERISTICS AIN t CLK CLK, CLK N D[12:0], N−3 OVR, OVR t r DRY, DRY TIMING CHARACTERISTICS Min, Typ, Max over full temperature range, 50% clock duty cycle, sampling rate = 210 MSPS, AV PARAMETER t Aperature delay ...

  • Page 7

    ... Output driver power supply Reference voltage Differential input clock (positive). Conversion initiated on rising edge Differential input clock (negative) Differential input signal (positive) Differential input signal (negative) Submit Documentation Feedback ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 ...

  • Page 8

    ... ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 TERMINAL NAME NO. OVR, OVR 42, 41 D0, D0 50, 49 D1–D6, D1–D6 53–64 D7–D11, D7–D11 67–76 D12, D12 78, 77 DRY, DRY 80 29, 33, 43–48 Analog Bandwidth The analog input frequency at which the power of the fundamental is reduced with respect to the low frequency value ...

  • Page 9

    ... SLAS467A – JULY 2005 – REVISED DECEMBER 2005 – – IMD3 is either given in units of dBc ( Submit Documentation Feedback ADS5440 ) to the power of the first five S ( the power ...

  • Page 10

    ... ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 Spectral Performance (FFT For 10-MHz Input Signal) 0 −20 −40 −60 −80 −100 −120 − Frequency − MHz Figure 2. Spectral Performance (FFT For 170-MHz Input Signal) 0 −20 −40 −60 − ...

  • Page 11

    ... IMD3 = 97.4 dBFS −20 −40 −60 −80 −100 −120 80 90 100 G007 Submit Documentation Feedback ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 Spectral Performance (FFT For 400-MHz Input Signal) SFDR = 63.3 dBc SNR = 64.9 dBc THD = 62.1 dBc SINAD = 60.1 dBc 100 f − ...

  • Page 12

    ... ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 TYPICAL CHARACTERISTICS (continued) Two-Tone Intermodulation Distortion (FFT For 151-MHz and 152 MHz Input Signals 151 MHz, −7 dBFS IN1 F = 152 MHz, −7 dBFS IN2 IMD3 = 87.9 dBFS −20 −40 −60 −80 −100 − ...

  • Page 13

    ... ACPR Adj Top = 72.1 dB −20 ACPR Adj Low = 72.1 dB −40 −60 −80 −100 −120 −140 G015 Submit Documentation Feedback ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 100 f − Frequency − MHz Figure 15. WCDMA Carrier (f = 140 MHz ...

  • Page 14

    ... ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 TYPICAL CHARACTERISTICS (continued) Input Bandwidth 0 −1 −2 −3 −4 −5 −6 −7 −8 − 210 MSPS −1 dBFS IN − − Input Frequency − MHz IN Figure 18. Integral Nonlinearity 1.0 0.8 0.6 0.4 0.2 0.0 −0.2 −0.4 −0.6 − ...

  • Page 15

    ... MSPS S 62 151 MHz 152 MHz 2 60.0 40 G023 Submit Documentation Feedback ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 AC Performance vs Input Amplitude SFDR (dBFS) SNR (dBFS) SFDR (dBc) SNR (dBc 210 MSPS 230 MHz IN Input Amplitude − dBFS Figure 23 ...

  • Page 16

    ... ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 TYPICAL CHARACTERISTICS (continued) Spurious Free Dynamic Range vs Clock Level 210 MSPS 100.33 MHz 0.0 0.5 1.0 1.5 2.0 Clock Amplitude − V Figure 26. Performance vs Clock Common Mode Level 80 70 SNR ...

  • Page 17

    ... 210 MSPS 100 MHz IN 3.1 3.2 3.3 3.4 3.5 DRV − Supply Voltage − Figure 32. Submit Documentation Feedback ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 Spurious Free Dynamic Range vs DRVDD Across Temperature − ...

  • Page 18

    ... ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 TYPICAL CHARACTERISTICS (continued) 240 69 220 200 180 160 140 69 69 120 100 100 SNR vs Input Frequency and Sampling Frequency 150 200 f − ...

  • Page 19

    ... Input Frequency − MHz SFDR − dBc Figure 34. Submit Documentation Feedback ADS5440 SLAS467A – JULY 2005 – REVISED DECEMBER 2005 300 350 80 85 ...

  • Page 20

    ... SLAS467A – JULY 2005 – REVISED DECEMBER 2005 Theory of Operation The ADS5440 bit, 210 MSPS, monolithic pipeline analog to digital converter. Its bipolar analog core operates from supply, while the output uses a 3.3 V supply to provide LVDS compatible outputs. The conversion process is initiated by the rising edge of the external input clock. At that instant, the differential input signal is captured by the input track and hold (T& ...

  • Page 21

    ... THS4509. Clock Inputs The ADS5440 clock input can be driven with either a differential clock signal or a single-ended clock input, with little or no difference in performance between both configurations. In low input frequency applications, where jitter may not be a big concern, the use of single-ended clock (see without any trade-off in performance ...

  • Page 22

    ... The common-mode voltage of the clock inputs is set internally to 2.4 V using internal 1 k recommended to use ac coupling, but if this scheme is not possible due to, for instance, asynchronous clocking, the ADS5440 features good tolerance to clock common-mode variation. Additionally, the internal ADC core uses both edges of the clock for the conversion process. Ideally, a 50% duty cycle clock signal should be provided ...

  • Page 23

    ... ADS5440. The ADS5440 uses two power supplies. For the analog portion of the design AVDD is used, while for the digital outputs supply (DRVDD) we recommend the use of 3.3 V. All the ground pins are marked as GND, although AGND pins and DRGND pins are not tied together inside the package ...

  • Page 24

    ... TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold Customer on an annual basis. OTHER QUALIFIED VERSIONS OF ADS5440 : Enhanced Product: ADS5440-EP • ...

  • Page 25

    ... TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Type Drawing ADS5440IPFPR HTQFP PFP PACKAGE MATERIALS INFORMATION Pins SPQ Reel Reel A0 (mm) Diameter Width (mm) W1 (mm) 80 1000 330.0 24.4 15.0 Pack Materials-Page 1 1-Jul-2008 B0 (mm) K0 (mm Pin1 (mm) (mm) Quadrant 15 ...

  • Page 26

    ... Device Package Type ADS5440IPFPR HTQFP PACKAGE MATERIALS INFORMATION Package Drawing Pins SPQ Length (mm) PFP 80 1000 Pack Materials-Page 2 1-Jul-2008 Width (mm) Height (mm) 346.0 346.0 41.0 ...

  • Page 27

    ...

  • Page 28

    ...

  • Page 29

    ...

  • Page 30

    ... Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’ ...