The ADS8528/48/68 contain eight low-power, 12-, 14-, or 16-bit, successive approximation register (SAR)-based analog-to-digital converters (ADCs) with true bipolar inputs

ADS8528

Manufacturer Part NumberADS8528
DescriptionThe ADS8528/48/68 contain eight low-power, 12-, 14-, or 16-bit, successive approximation register (SAR)-based analog-to-digital converters (ADCs) with true bipolar inputs
ManufacturerTexas Instruments
ADS8528 datasheet
 


Specifications of ADS8528

Resolution(bits)12Sample Rate (max)(sps)650kSPS
# Input Channels8InterfaceParallel CMOS, Serial SPI
Dnl(max)(+/-lsb)1Inl(max)(+/-lsb)1
Snr(db)73.9Sinad(db)73.8
Input RangeVref, 2VrefPower Consumption(typ)(mw)335
Reference ModeInt , ExtArchitectureSAR
Analog Voltage Av/dd(min)(v)4.5Analog Voltage Av/dd(max)(v)5.5
Digital Supply(min)(v)2.7Digital Supply(max)(v)5.5
Operating Temperature Range(c)-40 to 125Pin/package64LQFP, 64VQFN
Integrated FeaturesInternal Reference  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 1/51

Download datasheet (2Mb)Embed
Next
www.ti.com
12-, 14-, 16-Bit, Eight-Channel, Simultaneous Sampling
ANALOG-TO-DIGITAL CONVERTERS
FEATURES
1
Family of 12-, 14-, 16-Bit, Pin- and
2
Software-Compatible ADCs
Maximum Data Rate Per Channel:
– ADS8528: 650kSPS (PAR) or
480kSPS (SER)
– ADS8548: 600kSPS (PAR) or
450kSPS (SER)
– ADS8568: 510kSPS (PAR) or
400kSPS (SER)
Excellent AC Performance:
– Signal-to-Noise Ratio:
ADS8528: 73.9dB
ADS8548: 85dB
ADS8568: 91.5dB
– Total Harmonic Distortion:
ADS8528: –89dB
ADS8548: –91dB
ADS8568: –94dB
Programmable and Buffered Internal
Reference: 0.5V to 2.5V or 0.5V to 3.0V
Supports Input Voltage Ranges of Up to ±12V
Selectable Parallel or Serial Interface
Scalable Low-Power Operation Using
Auto-Sleep Mode: Only 32mW at 10kSPS
Fully Specified Over the Extended Industrial
Temperature Range
APPLICATIONS
Protection Relays
Power Quality Measurement
Multi-Axis Motor Control
Programmable Logic Controllers
Industrial Data Acquisition
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Check for Samples: ADS8528, ADS8548,
DESCRIPTION
The ADS8528/48/68 contain eight low-power, 12-,
14-, or 16-bit, successive approximation register
(SAR)-based analog-to-digital converters (ADCs) with
true bipolar inputs. These channels are grouped in
four pairs, thus allowing simultaneous high-speed
signal acquisition of up to 650kSPS.
The devices support selectable parallel or serial
interface
programmable reference allows handling of analog
input signals with amplitudes up to ±12V.
The ADS8528/48/68 family supports an auto-sleep
mode for minimum power dissipation and is available
in both QFN-64 and LQFP-64 packages. The entire
family is specified over a temperature range of –40°C
to +125°C.
CH_A0
CH_A1
CH_B0
CH_B1
CH_C0
CH_C1
CH_D0
CH_D1
REFIO
ADS8528
ADS8548
ADS8568
SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011
ADS8568
with
daisy-chain
capability.
Clock
Generator
SAR ADC
Control
SAR ADC
Logic
SAR ADC
SAR ADC
Config
Register
SAR ADC
SAR ADC
SAR ADC
I/O
SAR ADC
2.5/3V
String DAC
Reference
Copyright © 2011, Texas Instruments Incorporated
The
Control
Signal
Bus
Parallel
or Serial
Data Bus

ADS8528 Summary of contents

  • Page 1

    ... Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Check for Samples: ADS8528, ADS8548, DESCRIPTION The ADS8528/48/68 contain eight low-power, 12-, 14-, or 16-bit, successive approximation register (SAR)-based analog-to-digital converters (ADCs) with true bipolar inputs. These channels are grouped in four pairs, thus allowing simultaneous high-speed signal acquisition 650kSPS ...

  • Page 2

    ... For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. 2 Product Folder Link(s): FAMILY/ORDERING INFORMATION MAXIMUM DATA RATE: PAR/SER (kSPS/ch) 650/480 600/450 510/400 (1) (1) ADS8528 ADS8548 ADS8568 www.ti.com (1) SNR THD (dB, typ) (dB, typ) 73.9 –89 85 –91 91.5 – ...

  • Page 3

    ... ELECTRICAL CHARACTERISTICS: ADS8528 All minimum/maximum specifications are ±10V, and f = max, unless otherwise noted. Typical values are DATA AVDD = 5V, and DVDD = 3.3V. PARAMETER SAMPLING DYNAMICS Conversion time Throughput rate DC ACCURACY Resolution No missing codes (1) Integral linearity error Differential linearity error ...

  • Page 4

    ... Referenced to voltage at REFIO SNR 10kHz IN SINAD 10kHz IN THD 10kHz IN SFDR 10kHz 10kHz IN In 4VREF mode BW In 2VREF mode ADS8528 ADS8548 ADS8568 www.ti.com ADS8548 MIN TYP MAX UNIT 1.45 μs 450 kSPS 600 kSPS 14 Bits 14 Bits –1 ±0.5 ...

  • Page 5

    ... 10kHz –40°C to +125° 10kHz IN In 4VREF mode In 2VREF mode ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 ADS8568 MIN TYP MAX UNIT 1.7 μs 400 kSPS ...

  • Page 6

    ... Reference output current is not limited internally. 6 Product Folder Link(s): = –40°C to +125°C, specified supply voltage range, VREF = 2.5V (internal +25°C, HVDD = 15V, HVSS = –15V, A CONDITIONS 0.2 VREF ADS8528 ADS8548 ADS8568 www.ti.com ADS8528, ADS8548, ADS8568 MIN TYP MAX UNIT –4VREF 4VREF V –2VREF 2VREF V ...

  • Page 7

    ... DATA = maximum DATA = 250kSPS DATA = 200kSPS DATA = 10kSPS DATA ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 ADS8528, ADS8548, ADS8568 MIN TYP MAX UNIT CMOS with Schmitt-Trigger 0.7 DVDD DVDD + 0.3 V DGND – 0.3 0.3 DVDD V – ...

  • Page 8

    ... DATA = 10kSPS DATA = maximum DATA = maximum DATA = maximum DATA = 250kSPS, auto-sleep mode DATA = 200kSPS, auto-sleep mode DATA = 10kSPS, normal operation DATA = 10kSPS, auto-sleep mode DATA ADS8528 ADS8548 ADS8568 www.ti.com ADS8528, ADS8548, ADS8568 MIN TYP MAX UNIT 3.4 4.5 mA 3.3 4.4 mA 2.7 3.6 mA 2.1 2.6 mA 1.7 mA 0.4 mA ...

  • Page 9

    ... SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 t XCLK t ACQ t BUFS t SCLK 1 t HDO t PDDO CH_x0 CH_x1 CH_x1 MSB SUDI D31 D3 D2 ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 t CVL t FSCV 32 t DTRI CH_x1 CH_x1 LSB D1 t HDI D1 D0 Don’t Care 9 ...

  • Page 10

    ... ADS8568 ADS8528, CLKSEL = 0 ADS8548, CLKSEL = 0 ADS8568, CLKSEL = 0 ADS8528 ADS8548 ADS8568 0.022 , AVDD = 5V, and DVDD = 2.7V to 5.5V, unless otherwise noted 1.5ns (10% to 90% of DVDD) and timed from a voltage level ADS8528 ADS8548 ADS8568 www.ti.com (1) (2) MIN TYP MAX UNIT 15.0 MHz 1 13 ...

  • Page 11

    ... ADS8548, CLKSEL = 0 ADS8568, CLKSEL = 0 ADS8528 ADS8548 ADS8568 , AVDD = 5V, and DVDD = 2.7V to 5.5V, unless otherwise noted 1.5ns (10% to 90% of DVDD) and timed from a voltage level ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 t CVL t CSCV t t HDO ...

  • Page 12

    ... AVDD = 5V, and DVDD = 2.7V to 5.5V, unless otherwise noted 1.5ns (10% to 90% of DVDD) and timed from a voltage level Input range: 4VREF ± W CH_XX C = 20pF 20pF S AGND W Figure 4. Equivalent Input Circuits ADS8528 ADS8548 ADS8568 www.ti.com t WRCS (1) (2) TYP MAX UNIT )/2. ...

  • Page 13

    ... AVDD 14 AGND 15 DB15/SDO_D 16 Copyright © 2011, Texas Instruments Incorporated Product Folder Link(s): SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 PIN CONFIGURATIONS RGC PACKAGE QFN-64 (TOP VIEW) 7.3-mm x 7.3-mm Exposed Thermal Pad ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 48 HVDD 47 CH_A1 46 REFAN 45 AVDD 44 AGND 43 ...

  • Page 14

    ... STBY 9 RESET 10 REFEN AVDD 14 AGND 15 DB15/SDO_D 16 14 Product Folder Link(s): PM PACKAGE LQFP-64 (TOP VIEW) Copyright © 2011, Texas Instruments Incorporated ADS8528 ADS8548 ADS8568 www.ti.com 48 HVDD 47 CH_A1 46 REFAN 45 AVDD 44 AGND 43 REFAP 42 CH_A0 41 HW /SW 40 CONVST_D 39 CONVST_C 38 CONVST_B 37 CONVST_A ...

  • Page 15

    ... DB14/SDO_C DIO/DO Output is sign extension for the ADS8528/48. Data bit 13 input/output. 18 DB13/SDO_B DIO/DO Output is sign extension for the ADS8528 and MSB for the ADS8548. Data bit 12 input/output. 19 DB12/SDO_A DIO/DO Output is sign extension for the ADS8528. ( analog input; AIO = analog input/output digital input digital output; DIO = digital input/output; and P = power supply. ...

  • Page 16

    ... ADS8548 ADS8568 SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 (1) PIN # NAME TYPE PARALLEL INTERFACE (PAR/SER = 0) DB11/REFBUFE Data bit 11 input/output. 20 DIO/DI N Output is MSB for the ADS8528. 21 DB10/SCLK DIO/DI Data bit 10 input/output 22 DB9/SDI DIO/DI Data bit 9 input/output 23 DB8/DCEN DIO/DI Data bit 8 input/output ...

  • Page 17

    ... CONVST_x. This mode is recommended to CCLK Reset and Power-Down Modes Power Supply Power Supply section. Power Supply Power Supply Power Supply ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 section for more details. section. Power Supply section. section. ...

  • Page 18

    ... Logic SAR ADC SAR ADC SAR ADC Config Register SAR ADC SAR ADC SAR ADC I/O SAR ADC String 2.5 VREF DAC AGND DGND ADS8528 ADS8548 ADS8568 www.ti.com BUSY/INT RANGE/XCLK HW/SW REFEN/WR STBY RESET CS/FS RD DB[15:0] ASLEEP PAR/SER SCLK Copyright © 2011, Texas Instruments Incorporated ...

  • Page 19

    ... G003 1 0.8 0.6 0.4 0.2 0 −0.2 −0.4 −0.6 −0.8 −1 0 2000 G005 ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 DNL vs CODE (ADS8528) 1000 1500 2000 2500 3000 3500 4000 Code G002 Figure 6. INL vs CODE (ADS8548 ±5V Range) IN 4000 6000 ...

  • Page 20

    ... G009 1 0.8 0.6 0.4 0.2 0 −0.2 −0.4 −0.6 −0.8 − 110 125 −40 −25 −10 G011 ADS8528 ADS8548 ADS8568 www.ti.com INL vs CODE (ADS8568 ±5V Range) IN Code Figure 12. DNL vs CODE (ADS8568 ±5V Range) IN Code Figure 14. GAIN ERROR vs TEMPERATURE ...

  • Page 21

    ... ADS8568 −90 ADS8548 ADS8528 −92 −94 − 110 125 −40 −25 −10 G017 ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 ADS8568 ADS8548 ADS8528 110 125 Temperature (°C) Figure 18 ...

  • Page 22

    ... G021 INTERNAL REFERENCE VOLTAGE vs TEMPERATURE 2.515 2.51 2.505 2.5 2.495 2.49 2.485 5.2 5.3 5.4 5.5 −40 −25 −10 G023 ADS8528 ADS8548 ADS8568 www.ti.com FREQUENCY SPECTRUM = 10kHz, ±10V Range 100 125 150 175 200 225 250 Frequency (kHz) G020 Figure 24. INPUT NOISE FREQUENCY 50 75 100 125 150 175 200 225 250 ...

  • Page 23

    ... G027 ADS8568 INPUT SUPPLY CURRENT vs INPUT SUPPLY 4.5 4 3.5 3 2.5 2 1 110 125 5 6 G029 ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 f = MAX DATA f = 250kSPS (Auto-Sleep) DATA 110 125 Temperature (°C) Figure 30 ...

  • Page 24

    ... DATA ADS8568 INPUT SUPPLY CURRENT vs DATA RATE 4.5 4.25 IHVDD 4 IHVSS 3.75 IHVDD (Auto-Sleep) 3.5 IHVSS (Auto-Sleep) 3.25 3 2.75 2.5 2.25 2 1.75 1.5 1.25 1 0.75 0.5 0. 102 153 204 255 306 357 408 459 510 Sample Rate (kSPS) Figure 35. ADS8528 ADS8548 ADS8568 www.ti.com G031 Copyright © 2011, Texas Instruments Incorporated ...

  • Page 25

    ... ADS8528/48/68 With a minimum acquisition time of t 5.2MHz for the ADS8528, 6.0MHz for the ADS8548, or 6.7MHz for the ADS8568. The required bandwidth can be lower if the application allows a longer acquisition time. A gain error occurs if a given application does not fulfill the bandwidth requirement shown in Copyright © ...

  • Page 26

    ... SW With a minimum acquisition time of t the ADS8528, 2.3kΩ for the ADS8548, and 2.0kΩ for the ADS8568 in ±4VREF mode, or less than 1.2kΩ for the ADS8528, 1.0kΩ for the ADS8548, and 0.8kΩ for the ADS8568 in ±2VREF mode. The source impedance can be higher if the application allows longer acquisition time. ...

  • Page 27

    ... Product Folder Link(s): SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 Old Data Old Data Old Data ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 Old Data ...

  • Page 28

    ... Figure 37. BUSY versus INT Behavior of Pin 35 Reference The ADS8528/48/68 provides an internal, low-drift, 2.5V reference source. To increase the input voltage range, the reference voltage can be switched to 3V mode using the VREF bit (CONFIG bit C13). The reference feeds a 10-bit string-DAC controlled by bits REFDAC[9:0] in the output is connected to the REFIO pin ...

  • Page 29

    ... CONV DIGITAL This section describes the digital control and the timing of the device in detail. Device Configuration Depending on the desired mode of operation, the ADS8528/48/68 can be configured using the external pins and/or the Configuration Register (CONFIG), as shown in Table 5. ADS8528/48/68 Configuration Settings INTERFACE MODE ...

  • Page 30

    ... Power Up) BUSY (C20 = C21 = 0) PAR/SER = 1 FS SDI Initialization Data PAR/SER = Initialization Data C DB[15:0] [31:16] Figure 38. Configuration Register Update Options 30 Product Folder Link(s): C[31:0] No Content Update C [15:0] ADS8528 ADS8548 ADS8568 www.ti.com Figure 38 illustrates Content Update C[31:0] Update C C [31:16] [15:0] Copyright © 2011, Texas Instruments Incorporated ...

  • Page 31

    ... SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 CLKOUT BUSY/INT BUSY POL PD_C RANGE_D PD_D Don't care Don't care Don't care ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 Table STBY RANGE_A 17 16 Don't care Don't care ...

  • Page 32

    ... These bits are active in hardware mode. These bits correspond to the settings of the internal reference DACs (compare to the Reference section). Bit D9 is the MSB of the DAC. Default value is 3FFh (2.5V, nom). 32 Product Folder Link(s): Copyright © 2011, Texas Instruments Incorporated ADS8528 ADS8548 ADS8568 www.ti.com ...

  • Page 33

    ... CH_B0 followed by CH_B1, CH_D0, and CH_D1 occur on SDO_B. In this case, a data transfer of four 16-bit words, two 32-bit words, or one continuous 64-bit word is supported. The maximum achievable data throughput rate is 360kSPS for the ADS8528, 345kSPS for the ADS8548, and 315kSPS for the ADS8568 in this case. ...

  • Page 34

    ... SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 Daisy-Chain Mode The serial interface of the ADS8528/48/68 supports a daisy-chain feature that allows cascading of multiple devices to minimize the board space requirements and simplify routing of the data and control lines. In this case, pins DB3/DCIN_A, DB2/DCIN_B, DB1/DCIN_C, and DB0/DCIN_D are used as serial data inputs for channels and D, respectively ...

  • Page 35

    ... The data output format of the ADS8528/48/68 is binary twos complement, as shown in ADS8528/48 (which deliver 12-bit or 14-bit conversion results, respectively), the leading bits of either the 16-bit frame (serial interface) or the output pins (DB[15:12] for the ADS8528 or DB[15:14] for the ADS8548 in parallel mode) deliver a sign extension. ...

  • Page 36

    ... When reactivated, the relevant channel pair requires 10ms to fully Same Data (Reread Old Data Old Data ADS8528 ADS8548 ADS8568 www.ti.com Old Data (Reread) (1) Copyright © 2011, Texas Instruments Incorporated ...

  • Page 37

    ... ADS8528, 375kSPS for the ADS8548, and 330kSPS for the ADS8568 in serial interface mode. In parallel mode, the maximum data rates are 510kSPS for the ADS8528, 470kSPS for the ADS8548 and 400kSPS for the ADS8568 ...

  • Page 38

    ... SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 TYPICAL APPLICATION EXAMPLE An example of a typical application of the ADS8528/48/68 is illustrated in used to simultaneously sample and convert the voltages and currents on three phases and the neutral line. In this example, the BUSY signal is not used by the controller while the SW generates the required signals in timely manner. TI’ ...

  • Page 39

    ... REFDN DGND REFDP CH_D0 C F AGND C F CH_D1 AVDD 6x 0 AGND ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 Host Controller DVDD AVDD DVDD AGND AGND DGND AGND AGND HVSS DGND AGND ...

  • Page 40

    ... SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 POWER SUPPLY The ADS8528/48/68 require four separate supplies: an analog supply for the ADC (AVDD), the buffer I/O supply for the digital interface (DVDD), and the high-voltage supplies driving the analog input circuitry (HVDD and HVSS) ...

  • Page 41

    ... 0. Figure 44. Layout Recommendation ADS8528 ADS8548 ADS8568 ADS8528 ADS8548 ADS8568 SBAS543A – AUGUST 2011 – REVISED OCTOBER 2011 HVDD HVDD R F CH_A1 C F REFAN AVDD AGND ...

  • Page 42

    ... NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Original (August 2011) to Revision A • Deleted INL column from Family/Ordering Information table ............................................................................................... • Changed DC Accuracy, INL parameter in ADS8568 Electical Chatacteristics table ............................................................ 42 Product Folder Link(s): REVISION HISTORY Copyright © 2011, Texas Instruments Incorporated ADS8528 ADS8548 ADS8568 www.ti.com Page 2 5 ...

  • Page 43

    ... PACKAGING INFORMATION Orderable Device (1) Package Type Package Status ADS8528SPM ACTIVE LQFP ADS8528SPMR ACTIVE LQFP ADS8528SRGCR ACTIVE VQFN ADS8528SRGCT ACTIVE VQFN ADS8548SPM ACTIVE LQFP ADS8548SPMR ACTIVE LQFP ADS8548SRGCR ACTIVE VQFN ADS8548SRGCT ACTIVE VQFN ADS8568SPM ACTIVE LQFP ADS8568SPMR ACTIVE LQFP ADS8568SRGCR ...

  • Page 44

    Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be ...

  • Page 45

    ... TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Type Drawing ADS8528SPMR LQFP PM ADS8528SRGCR VQFN RGC ADS8528SRGCT VQFN RGC ADS8548SPMR LQFP PM ADS8548SRGCR VQFN RGC ADS8548SRGCT VQFN RGC ADS8568SPMR LQFP PM ADS8568SRGCR VQFN RGC ADS8568SRGCT VQFN RGC PACKAGE MATERIALS INFORMATION ...

  • Page 46

    ... Device Package Type ADS8528SPMR LQFP ADS8528SRGCR VQFN ADS8528SRGCT VQFN ADS8548SPMR LQFP ADS8548SRGCR VQFN ADS8548SRGCT VQFN ADS8568SPMR LQFP ADS8568SRGCR VQFN ADS8568SRGCT VQFN PACKAGE MATERIALS INFORMATION Package Drawing Pins SPQ Length (mm 1000 RGC 64 2000 RGC 64 250 ...

  • Page 47

    ...

  • Page 48

    ...

  • Page 49

    ...

  • Page 50

    PM (S-PQFP-G64) 0, 7,50 TYP 10,20 SQ 9,80 12,20 SQ 11,80 1,45 1,35 1,60 MAX NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Falls within JEDEC ...

  • Page 51

    ... Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’ ...