The DAC1220 is a 20-bit digital-to-analog (D/A) converter offering 20-bit monotonic performance over the specified temperature range

DAC1220

Manufacturer Part NumberDAC1220
DescriptionThe DAC1220 is a 20-bit digital-to-analog (D/A) converter offering 20-bit monotonic performance over the specified temperature range
ManufacturerTexas Instruments
DAC1220 datasheet
 


Specifications of DAC1220

Resolution(bits)20Dac: Channels1
InterfaceSerial SPIOutput TypeVoltage
Output Range Max.(v Or Ma)5.5Settling Time(µs)10000
Reference: TypeExtPower Consumption(typ)(mw)2.5
Dnl(max)(+/-lsb)1Inl(max)(+/-lsb)1
Pin/package16SSOP/QSOP  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
Page 17/26

Download datasheet (493Kb)Embed
PrevNext
www.ti.com......................................................................................................................................
Table 13. Command Register Bits (continued)
BIT(S)
NAME
VALUE
2
MSB
1-0
MD
Data Input Register (DIR)
The Data Input Register determines the output
voltage in Normal mode.
In Sleep mode, writing to this register has no effect
on the output, but the value is stored. The value in
the DIR becomes effective immediately upon entering
Normal mode.
After reset, the DIR contains zero.
See the section,
Setting the Output Voltage
details about the Data Input Register.
Offset Calibration Register (OCR)
The Offset Calibration Register contains a 24-bit
two's complement value. This value is added to the
value in the DIR before conversion by the DAC.
In Sleep mode, writing to this register has no effect
on the output, but the value is stored. The value in
the OCR becomes effective immediately upon
entering Normal mode.
Copyright © 1998–2009, Texas Instruments Incorporated
SBAS082G – FEBRUARY 1998 – REVISED SEPTEMBER 2009
Selects the order in which bits are shifted in and out of the DAC1220, except
when writing to the command register. The command register is always written
to MSB first. Reads from the command register are according to this bit.
0
Data is shifted MSB first (default).
1
Data is shifted LSB first.
Operating mode.
00b
Normal mode (default).
01b
Self calibration mode. (No other bits should be changed in the Command
Register when setting this mode.)
10b
Sleep mode.
11b
Reserved.
After reset, the OCR contains zero. See the
Calibration
section for further details about the OCR.
Full-Scale Calibration Register (FCR)
The Full-Scale Calibration Register stores the gain
calibration constant. The content of the DIR is
adjusted
multiplicatively
conversion by the DAC.
for further
In Sleep mode, writing to this register has no effect
on the output, but the value is stored. The value in
the FCR becomes effective immediately upon
entering Normal mode.
After reset, the FCR contains 800000h.
See the
Calibration
the FCR.
Product Folder Link(s):
DAC1220
DAC1220
DESCRIPTION
by
this
value
before
section for further details about
Submit Documentation Feedback
17