The DAC1220 is a 20-bit digital-to-analog (D/A) converter offering 20-bit monotonic performance over the specified temperature range

DAC1220

Manufacturer Part NumberDAC1220
DescriptionThe DAC1220 is a 20-bit digital-to-analog (D/A) converter offering 20-bit monotonic performance over the specified temperature range
ManufacturerTexas Instruments
DAC1220 datasheet
 


Specifications of DAC1220

Resolution(bits)20Dac: Channels1
InterfaceSerial SPIOutput TypeVoltage
Output Range Max.(v Or Ma)5.5Settling Time(µs)10000
Reference: TypeExtPower Consumption(typ)(mw)2.5
Dnl(max)(+/-lsb)1Inl(max)(+/-lsb)1
Pin/package16SSOP/QSOP  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
Page 8/26

Download datasheet (493Kb)Embed
PrevNext
DAC1220
SBAS082G – FEBRUARY 1998 – REVISED SEPTEMBER
Serial Interface
The DAC1220 can be operated from most SPI
peripherals, or it can be bit-banged.
Note that if SDIO is operated bidirectionally, it may be
necessary to place a pullup resistor on the line, so
that the line will not be floating.
The serial clock is limited to one-tenth of the master
clock frequency. For a 2.4576MHz master clock, the
serial clock may be no faster than 245.76kHz. The
designer should bear this in mind, as it may prevent
the DAC1220 from being shared with other SPI
devices or placed on an SPI bus, which may run
much faster.
If the DAC1220 is placed on a shared SPI bus, the
chip-select line must be controlled; otherwise, it can
be grounded.
Although the SDIO line is bidirectional, it can be
operated as an input only, as long as no register
reads are performed. The DAC1220 can be operated
without
register
reads,
although
requiring high reliability, this is not recommended,
since the device registers and operation cannot be
directly verified.
Power Supplies
The DAC1220 has separate analog and digital power
supply connections. Both are intended to operate at
+5V.
The digital supply must never exceed the analog
supply by more than 300mV. If it does, the DAC1220
may be permanently damaged. The analog supply
may be greater than the digital supply without
damage, however.
8
Submit Documentation Feedback
2009......................................................................................................................................
Most designs will use a single power supply for AV
and DV
. In these designs, the supplies ramp
DD
simultaneously, which is acceptable. In those designs
that use separate sources for AV
two supplies must be sequenced properly. This is
easily done using a Schottky diode, as shown in
Figure
6. The diode ensures that DV
exceed AV
DD
Brownouts and Power-On Reset
The DAC1220 incorporates a power-on reset (POR)
circuit. The circuit will trigger as long as the power
supply ramps up at 50mV/ms or faster. If the power
supply ramps more slowly than this, the POR may not
trigger.
The DAC1220 does not have a brownout detector.
The POR circuit will not retrigger unless the supply
voltages have approached ground. Because of this, if
the supply falls to a low voltage, it may corrupt the
logic of the DAC1220, causing it to operate erratically
or to fail entirely. It may be necessary to forcibly
for
situations
discharge the supply, since the DAC1220 may
occasionally fail to detect the SCLK reset pattern in
this condition.
The SCLK reset pattern serves in place of a reset
pin. See the
information.
Supply Decoupling
Both supply pins should be heavily decoupled at the
device for best performance. A 10μF multi-layer
ceramic capacitor can be used for this, or a tantalum
capacitor in parallel with a small (0.1μF) ceramic
capacitor can be used. Both capacitors, particularly
the ceramic capacitor, should be placed as close to
the pins as possible being decoupled.
5V
Digital
DV
DD
Supply
5V
Analog
AV
DD
Supply
Figure 6. Supply Sequence Protection
Product Folder Link(s):
DAC1220
www.ti.com
and DV
, the
DD
DD
will not
DD
by more than a Schottky diode drop.
SCLK Reset Pattern
section for
Copyright © 1998–2009, Texas Instruments Incorporated
DD