DAC128S085

Manufacturer Part NumberDAC128S085
ManufacturerTexas Instruments
DAC128S085 datasheet
 


Specifications of DAC128S085

Resolution(bits)12Dac: Channels8
InterfaceSerial SPIOutput TypeVoltage
Output Range Max.(v Or Ma)5.5Settling Time(µs)8
Reference: TypeExtPower Consumption(typ)(mw)1.95
Dnl(max)(+/-lsb)0.75Inl(max)(+/-lsb)8
Pin/package16SON, 16TSSOP, 16WQFN, 16WSON  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
Page 4/26

Download datasheet (480Kb)Embed
PrevNext
Pin Configuration
Pin Descriptions
LLP
TSSOP
Symbol
Pin No.
Pin No.
1
3
V
OUTA
2
4
V
OUTB
3
5
V
OUTC
V
4
6
OUTD
V
5
7
A
V
6
8
REF1
V
7
9
REF2
8
10
GND
V
9
11
OUTH
V
10
12
OUTG
11
13
V
OUTF
12
14
V
OUTE
13
15
SYNC
14
16
SCLK
D
15
1
IN
16
2
D
OUT
PAD
17
(LLP only)
30016901
Type
Analog Output
Channel A Analog Output Voltage.
Analog Output
Channel B Analog Output Voltage.
Analog Output
Channel C Analog Output Voltage.
Analog Output
Channel D Analog Output Voltage.
Supply
Power supply input. Must be decoupled to GND.
Unbuffered reference voltage shared by Channels A, B, C, and D.
Analog Input
Must be decoupled to GND.
Unbuffered reference voltage shared by Channels E, F, G, and H.
Analog Input
Must be decoupled to GND.
Ground
Ground reference for all on-chip circuitry.
Analog Output
Channel H Analog Output Voltage.
Analog Output
Channel G Analog Output Voltage.
Analog Output
Channel F Analog Output Voltage.
Analog Output
Channel E Analog Output Voltage.
Frame Synchronization Input. When this pin goes low, data is
written into the DAC's input shift register on the falling edges of
SCLK. After the 16th falling edge of SCLK, a rising edge of SYNC
Digital Input
causes the DAC to be updated. If SYNC is brought high before the
15th falling edge of SCLK, the rising edge of SYNC acts as an
interrupt and the write sequence is ignored by the DAC.
Serial Clock Input. Data is clocked into the input shift register on
Digital Input
the falling edges of this pin.
Serial Data Input. Data is clocked into the 16-bit shift register on
Digital Input
the falling edges of SCLK after the fall of SYNC.
Serial Data Output. D
connected directly to a D
Digital Output
not available at D
OUT
SCLK cycles.
Exposed die attach pad can be connected to ground or left floating.
Ground
Soldering the pad to the PCB offers optimal thermal performance
and enhances package self-alignment during reflow.
3
30016902
Description
is utilized in daisy chain operation and is
OUT
pin on another DAC128S085. Data is
IN
unless SYNC remains low for more than 16
www.national.com