TPS65910

Manufacturer Part NumberTPS65910
DescriptionThe TPS65910 is an integrated power-management IC available in 48-QFN package and dedicated to applications powered by one Li-Ion or Li-Ion polymer battery cell or 3-series Ni-MH cells, or by a 5-V input; it requires multiple power rails
ManufacturerTexas Instruments
TPS65910 datasheet
 


Specifications of TPS65910

Vin(min)(v)2.7Vin(max)(v)5.5
Step-down Dc/dc Converter3Ldo9
Processor NameTI-AM1705/07, TI-AM1806/08, TI-AM3505/17, TI-AM3703/15, TI-DM3730/25, TI-OMAP-L137/38, TI-OMAP3503/15/25/30, TI-TMS320C6742/6/8Pin/package48VQFN
Step-up Dc/dc Converter1Operating Temperature Range(c)-40 to 85
TopologyMulti-ChannelRegulated Outputs(#)11
Priority(used For Pqs)3  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
Page 1/94

Download datasheet (2Mb)Embed
Next
TPS65910, TPS65910A, TPS65910A3, TPS659101, TPS659102, TPS659103
TPS659104, TPS659105, TPS659106, TPS659107, TPS659108, TPS659109
www.ti.com
Integrated Power Management Unit Top Specification
Samples: TPS65910, TPS65910A, TPS65910A3, TPS659101, TPS659102, TPS659103, TPS659104, TPS659105, TPS659106,
FEATURES
1
The purpose of the TPS65910 device is to
provide the following resources:
Embedded power controller
Two efficient step-down dc-dc converters for
processor cores
One efficient step-down dc-dc converter for I/O
power
One efficient step-up 5-V dc-dc converter
SmartReflex™ compliant dynamic voltage
management for processor cores
8 LDO voltage regulators and one RTC LDO
(internal purpose)
2
One high-speed I
C interface for general-
purpose control commands (CTL-I
2
One high-speed I
C interface for SmartReflex
Class 3 control and command (SR-I
Two enable signals multiplexed with SR-I
configurable to control any supply state and
processor cores supply voltage
Thermal shutdown protection and hot-die
detection
A real-time clock (RTC) resource with:
– Oscillator for 32.768-kHz crystal or 32-kHz
built-in RC oscillator
– Date, time and calendar
– Alarm capability
One configurable GPIO
DC-DC switching synchronization through
internal or external 3-MHz clock
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Check for
TPS659107, TPS659108,
TPS659109
APPLICATIONS
Portable and handheld systems
OMAP3 power management
DESCRIPTION
The TPS65910 is an integrated power-management
IC available in 48-QFN package and dedicated to
applications powered by one Li-Ion or Li-Ion polymer
battery cell or 3-series Ni-MH cells, or by a 5-V input;
it requires multiple power rails. The device provides
three step-down converters, one step-up converter,
and eight LDOs and is designed to support the
specific
power
applications.
Two of the step-down converters provide power for
dual processor cores and are controllable by a
2
C)
dedicated class-3 SmartReflex interface for optimum
power savings. The third converter provides power for
2
C)
the I/Os and memory in the system.
2
C,
The device includes eight general-purpose LDOs
providing a wide range of voltage and current
capabilities; they are fully controllable by the I
interface. The use of the LDOs is flexible; they are
intended to be used as follows: Two LDOs are
designated to power the PLL and video DAC supply
rails on the OMAP based processors, four general-
purpose auxiliary LDOs are available to provide
power to other devices in the system, and two LDOs
are provided to power DDR memory supplies in
applications requiring these memories.
In addition to the power resources, the device
contains an embedded power controller (EPC) to
manage the power sequencing requirements of the
OMAP systems and an (RTC).
Figure 1
shows the top-level diagram of the device.
Copyright © 2010–2012, Texas Instruments Incorporated
SWCS046M – MARCH 2010 – REVISED MARCH 2012
requirements
of
OMAP-based
2
C

TPS65910 Summary of contents

  • Page 1

    ... TPS65910, TPS65910A, TPS65910A3, TPS659101, TPS659102, TPS659103 TPS659104, TPS659105, TPS659106, TPS659107, TPS659108, TPS659109 www.ti.com Integrated Power Management Unit Top Specification Samples: TPS65910, TPS65910A, TPS65910A3, TPS659101, TPS659102, TPS659103, TPS659104, TPS659105, TPS659106, FEATURES 1 The purpose of the TPS65910 device is to provide the following resources: • ...

  • Page 2

    ... VBAT VCC4 AGND2 Ci (VCC4) VAUX2 VAUX2 Co (VAUX2) (LDO) AGND2 2 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 C BB Backup VAUX33 management GNDA OSC 32-kHz Real-time clock REFGND Bus control Power ...

  • Page 3

    ... Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The absolute maximum ratings for the TPS65910 device are listed below: PARAMETER Voltage range on pins/balls VCC1, VCC2, VCCIO, VCC3, VCC4, ...

  • Page 4

    ... RECOMMENDED OPERATING CONDITIONS over operating free-air temperature range (unless otherwise noted) Lists of the recommended operating maximum ratings for the TPS65910 device are given below. Note1: VCC7 should be connected to the highest supply that is connected to the device VCCx pin. The exception is that VCC2 and VCC4 can be higher than VCC7. ...

  • Page 5

    ... RECOMMENDED OPERATING CONDITIONS (continued) over operating free-air temperature range (unless otherwise noted) Lists of the recommended operating maximum ratings for the TPS65910 device are given below. Note1: VCC7 should be connected to the highest supply that is connected to the device VCCx pin. The exception is that VCC2 and VCC4 can be higher than VCC7 ...

  • Page 6

    ... RECOMMENDED OPERATING CONDITIONS (continued) over operating free-air temperature range (unless otherwise noted) Lists of the recommended operating maximum ratings for the TPS65910 device are given below. Note1: VCC7 should be connected to the highest supply that is connected to the device VCCx pin. The exception is that VCC2 and VCC4 can be higher than VCC7 ...

  • Page 7

    ... C and SR-I pullups to the VIO supply must be mounted on the board in order to use the I functional applications Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 (1) TEST CONDITIONS Grounded, VDDIO = 1 1.8 V, VRTC = 1 ...

  • Page 8

    ... VDDIO = 1 Low-level output voltage V @ 3mA (sink current), VDDIO = 3 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 MIN Related I/O: PWRON 0.7 x VCC7 Related I/Os: PWRHOLD, GPIO_CKSYNC 1.3 Related I/Os: BOOT0, BOOT1, OSC32KIN ...

  • Page 9

    ... Pulse duration, SCL low w(SCLL Pulse duration, SCL high w(SCLH) Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS = SLAVE HIGH–SPEED MODE ...

  • Page 10

    ... Ground current (analog references + comparators + backup battery Device in OFF state switch) Device in ACTIVE or SLEEP state 10 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS TEST CONDITIONS = 3.6 V www.ti.com MIN TYP ...

  • Page 11

    ... Output frequency accuracy Cycle jitter (RMS) Output duty cycle Settling time Ground current Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS THERM_HDSEL[1: THERM_HDSEL[1: THERM_HDSEL[1: THERM_HDSEL[1: Device in ACTIVE state, Temp = 27° ...

  • Page 12

    ... Device in ACTIVE state Device in BACKUP or OFF state (1) These parameters are not tested. They are used for design specification only. 12 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS TEST CONDITIONS < 5 ≤ ...

  • Page 13

    ... DIS Note: No discharge resistor is applied if VIO is turned off while the device is on. Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS ≤ 800 > 800 mA OUT = 2 ...

  • Page 14

    ... OUT I OUT Pulse Skipping mode, DCR 1 OUT I OUT I OUT 14 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS = 0 mA 3.8 V, OUT IN < 50 mΩ 1 OUT 100 mA ...

  • Page 15

    ... SMPS turned on Power-save mode ripple voltage Pulse skipping mode, I Switching frequency Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS ≤ 1200 1.5 V, VGAIN_SEL = 00, > 1200 mA ≤ ...

  • Page 16

    ... I OUT I OUT Pulse skipping mode, DCR OUT I OUT I OUT 16 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS = 0 mA 3.8 V, OUT IN < 0.1 Ω 1 OUT 200 mA = 400 mA ...

  • Page 17

    ... Switching frequency Duty cycle Minimum On time P-Channel MOSFET Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS ≤ 1200 1.5 V, VGAIN_SEL = 00, > 1200 mA ≤ 3.3 V, VGAIN_SEL = 10 or 11, OUT > ...

  • Page 18

    ... OUT I OUT Pulse skipping mode mode, DCR = 3 OUT I OUT I OUT 18 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS = 0 mA 3.8 V, OUT IN < 50 mΩ 1 OUT ...

  • Page 19

    ... OUT OUT I = 100 mA OUT Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS , SW3 = V INmax INmax sink current load INmin INmax to V INmin ...

  • Page 20

    ... Low-power mode, VCC6 = 1 Off mode DC output voltage V On and low-power mode, V OUT 20 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS (VDIG1 100 mA and (VDIG2 1.0 V (VDIG1,VDIG2) = OUT (VDIG1) = 1.8 V ...

  • Page 21

    ... V On mode, I 1.0 V Low-power mode, VCC6 = VBAT, V Low-power mode, VCC6 = 1 Off mode Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS = OUT OUTmax = ...

  • Page 22

    ... On and low-power mode, V OUT SEL = 11 SEL = 10, I SEL = 01, I SEL = 00 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS (VMMC) = OUT VAUX33 = INmin INmax = ...

  • Page 23

    ... LDO Off Ground current On mode mode, I Low-power mode Off mode Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS = V – 100 mV OUT OUTmin DO = 200 mA 25°C ...

  • Page 24

    ... SEL = 01, I SEL = 00 Rated output current I On mode OUTmax Low-power mode 24 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS (AUX2) = 1.8 V OUT = 200 mA and 2.85 V load = 200mA = 100mA load ...

  • Page 25

    ... VAUX2 internal resistance LDO off Ground current On mode mode, I Low-power mode Off mode Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS = V – 100 mV OUT OUTmin = 2 – ...

  • Page 26

    ... Low-power mode Load current limitation (short- On mode, V circuit protection) Dropout voltage V On mode Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS (VPLL 1.1 V OUT (VPLL) = 2.5 V OUT VDAC = ...

  • Page 27

    ... VDD2_REG EEPROM DCDCCTRL_REG VIO_REG EEPROM DCDCCTRL_REG EEPROM VDIG1_REG EEPROM VDIG2_REG Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 TEST CONDITIONS = 25°C OUT OUTmax = OUT OUTmax = V ...

  • Page 28

    ... DEVCTRL2_REG DEVCTRL2_REG INT_MSK_REG VMBHI_IT_MSK VMBCH_REG VMBCH_SEL[1:0] 28 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 LDO time slot SEL LDO voltage selection LDO time slot SEL LDO voltage selection LDO time slot ...

  • Page 29

    ... EEPROM setting for the BOOT modes. The power-up sequence for this boot mode is provided in Figure 3. Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 1 dSON2 3 ...

  • Page 30

    ... DEVCTRL2_REG INT_MSK_REG VMBHI_IT_MSK VMBCH_REG VMBCH_SEL[1:0] 30 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 4. Fixed Boot Mode: 01 Bit Description SEL VDD1 voltage level selection for boot VGAIN_SEL VDD1 Gain selection ...

  • Page 31

    ... Device Turn-On/Off With Rising/Falling Input Voltage Figure 4 shows the device turn-on/-off with rising/falling input voltage. Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 1 dSON2 1 ...

  • Page 32

    ... If none of these device POWER ON enable condition is set the supplies will be turned off after T delay. dOINT1 Figure 6 shows the long-press turn-off timing characteristics. 32 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 VMBDCH threshold VMBLO threshold VBNPR threshold 1.8V t dOINT1 (1) ...

  • Page 33

    ... NRESPWRON released to keep on the supplies t : PWRON long-press delay to interrupt dPWRONLP t : PWRON long-press delay to turn-off dPWRONLPTO Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 PWRON_IT=1 PWRON_LP_IT=1 t dPWRONLP t dPWRONLPTO Figure 6. PWRON Long-Press Turn-Off ...

  • Page 34

    ... TSLOT_LENGTH[1: TSLOT_LENGTH[1: VDD1, VDD2 or VIO tun-on delay from tun-on t dSLPONDCDC sequence time step 34 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 t SLP2ACT t SLP2ACTCK32K t dSLPON1 Figure 7. Device SLEEP State Control TEST CONDITIONS MIN 2 × ...

  • Page 35

    ... SCLSR_EN2 edge to supply state change delay t : SCLSR_EN1 or dVDDEN SCLSR_EN2 edge to VDD1 or VDD2 dc-dc turn on delay Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Device on t dEN 1 dEN Low-power mode ...

  • Page 36

    ... SWIO rising edge to SW1 dSWIO2SW1 rising edge t : delay from SWIO rising edge to SW1 dSWIO2SW2 rising edge 36 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 t t dDVSEN dDVSENL 0.8 V PFM (pulse PWM mode skipping) mode ...

  • Page 37

    ... SWIO rising edge to SW3 dSWIO2SW3 rising edge Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 SWCS046M – MARCH 2010 – REVISED MARCH 2012 TEST CONDITIONS MIN ...

  • Page 38

    ... VCCIO/GNDIO SWIO VCCIO/GNDIO VFBIO VCC7/AGND VCC3 VCC3/AGND2 VMMC VCC3/REFGND 38 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 DEVICE INFORMATION Table 11. Terminal Functions TYPE I/O DESCRIPTION Power I Digital I/Os supply bidirectional data signal/serial ...

  • Page 39

    ... Power DGND DGND PAD Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 SWCS046M – MARCH 2010 – REVISED MARCH 2012 TYPE I/O DESCRIPTION LDO regulator output, VDD3 internal ...

  • Page 40

    ... SW2 42 GND2 43 VFB2 44 INT1 45 VAUX1 46 VCC4 47 VAUX2 48 Figure 12. 48-QFN Top View Pin Assignment 40 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 24 VPLL 23 VCC5 22 VDAC 21 OSC32KOUT 20 OSC32KIN 19 BOOT1 PowerPad 18 VREF 17 REFGND 16 VFBIO ...

  • Page 41

    ... These supply resources provide the required power to the external processor cores and external components, and to modules embedded in the TPS65910 device. Two of these SMPS have DVS capability SmartReflex Class 3 compatible. These SMPS provide independent core voltage domains to the host processor ...

  • Page 42

    ... PWRON signal low level. • Or PWRHOLD signal high level. • Or DEV_ON control bit set to 1 (default inactive). 42 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Pulse generator INT1 t DOINT PWRON PWRON_LP_IT ...

  • Page 43

    ... ACTIVE state. This input signal is level sensitive and no debouncing is applied. Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 pulse duration defined in DOINT1 ...

  • Page 44

    ... INT1 INT1 signal (default active low) warns the host processor of any event that occurred on the TPS65910 device. The host processor can then poll the interrupt from the interrupt status register through I interrupt source. A low level (default setting) indicates an active interrupt, highlighted in the INT_STS_REG register ...

  • Page 45

    ... DVFS and AVS features provided by SmartReflex. Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 delay, any interrupt not masked must be cleared to allow turn off of ...

  • Page 46

    ... Time required by the SMPS to converge to new voltage value SMPS Figure 14. SmartReflex Operation Example 32-kHz RTC CLOCK The TPS65910 device can provide a 32-kHz clock to the platform through the CLK32KOUT output, the source of this 32-kHz clock can be: • 32-kHz crystal connected from OSC32IN to OSC32KOUT pins • ...

  • Page 47

    ... SLEEP wakeup (using the IT_SLEEP_MASK_EN control bit). • Oscillator frequency calibration and time correction Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 SWCS046M – MARCH 2010 – REVISED MARCH 2012 VRTC 32 kHz to ...

  • Page 48

    ... Then update TC values, and then restart the RTC by setting the STOP_RTC bit. Example: Time is 10H54M36S PM (PM_AM mode set), 2008 September 5, previous register values are: 48 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Frequency Week compensation ...

  • Page 49

    ... Compensation event Hours 3 59 Seconds Figure 17. RTC Compensation Scheduling Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Register Value SECONDS_REG 0x36 MINUTES_REG 0x54 HOURS_REG 0x90 DAYS_REG ...

  • Page 50

    ... Hot-die temperature threshold • Thermal shutdown temperature theshold 50 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 NOTE 2 C) allows read and write access to the configuration registers dedicated to SmartReflex applications such as DVFS or AVS. ...

  • Page 51

    ... GPIO0_R_IT GPIO0_F_IT INT1 signal (active low) warns the host processor of any event that occurred on the TPS65910 device. The host processor can then poll the interrupt from the interrupt status register via I interrupt source can be individually masked via the interrupt mask register. ...

  • Page 52

    ... TPS65910, TPS65910A, TPS65910A3, TPS659101, TPS659102, TPS659103 TPS659104, TPS659105, TPS659106, TPS659107, TPS659108, TPS659109 SWCS046M – MARCH 2010 – REVISED MARCH 2012 PACKAGE DESCRIPTION The following are the package descriptions of the TPS65910 PMU devices: • Package type: Package Type Size (mm) Substrate layers Pitch ball array (mm) ...

  • Page 53

    ... TPS65910_FUNC_REG REGISTER DESCRIPTIONS Address Offset 0x00 Physical Address Description RTC register for seconds Type RW Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Type Register Width (Bits ...

  • Page 54

    ... First digit of hours (range Address Offset 0x03 Physical Address Description RTC register for days Type RW 54 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 16. MINUTES_REG Instance Table 17. HOURS_REG ...

  • Page 55

    ... Physical Address Description RTC register for day of the week Type Reserved Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 DAY1 Table 19. MONTHS_REG Instance MONTH1 Table 20 ...

  • Page 56

    ... Physical Address Description RTC register for alarm programmation for hours Type Reserved 56 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 22. ALARM_SECONDS_REG Instance Table 23. ALARM_MINUTES_REG Instance Table 24. ALARM_HOURS_REG ...

  • Page 57

    ... Physical Address Description RTC register for alarm programmation for years Type RW Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 25. ALARM_DAYS_REG Instance ALARM_DAY1 Table 26. ALARM_MONTHS_REG ...

  • Page 58

    ... If the micro-controller sets the ROUND_30S bit and then read it, the micro-controller will read one until the rounded to the closet. 0 STOP_RTC 0: RTC is frozen 1: RTC is running 58 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 28. RTC_CTRL_REG Instance 5 4 ...

  • Page 59

    ... Description 7:5 Reserved Reserved bit 4 IT_SLEEP_MASK_E 1: Mask periodic interrupt while the TPS65910 device is in SLEEP mode. N Interrupt event is back register and occurred as soon as the TPS65910 device is no more in SLEEP mode. 0: Normal mode, no interrupt masked Copyright © 2010–2012, Texas Instruments Incorporated ...

  • Page 60

    ... Address Offset 0x15 Physical Address Description RTC register containing oscillator resistance value Type Reserved 60 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 31. RTC_COMP_LSB_REG Instance RTC_COMP_LSB Table 32. RTC_COMP_MSB_REG Instance RTC_COMP_MSB Table 33 ...

  • Page 61

    ... These registers will retain their content as long as the VRTC is active. Type Bits Field Name Description 7:0 BCKUP Backup bit Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 34. RTC_RESET_STATUS_REG Instance Reserved Table 35. BCK1_REG Instance BCKUP Table 36 ...

  • Page 62

    ... Physical Address Description Pull-up/pull-down control register. Type RESERVED I2CCTLP I2CSRP 62 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 37. BCK3_REG Instance BCKUP Table 38. BCK4_REG Instance BCKUP Table 39 ...

  • Page 63

    ... Address Offset 0x1E Physical Address Description VRTC internal regulator control register Type RW Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 41. REF_REG Instance VMBCH_SEL Table 42. VRTC_REG Instance SWCS046M – ...

  • Page 64

    ... The reset value for this field varies with boot mode selection and the processor support. Please refer to the corresponding processor user guide to find the correct default value. 64 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 43 ...

  • Page 65

    ... This register can be accessed by both control and smartreflex I SR_CTL_I2C_SEL register bit value. Type CMD Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 44. VDD1_REG Instance TSTEP Table 45. VDD1_OP_REG ...

  • Page 66

    ... Address Offset 0x24 Physical Address Description VDD2 control register Type VGAIN_SEL ILMAX 66 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 46. VDD1_SR_REG Instance SEL Table 47. VDD2_REG Instance TSTEP www ...

  • Page 67

    ... VDD2 voltage selection register for smartreflex. This register can be accessed by both control and smartreflex I SR_CTL_I2C_SEL register bit value. Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 48. VDD2_OP_REG Instance 5 ...

  • Page 68

    ... Address Offset 0x30 Physical Address Description VDIG1 regulator control register Type Reserved 68 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 49. VDD2_SR_REG (continued SEL Table 50. VDD3_REG Instance Table 51. VDIG1_REG ...

  • Page 69

    ... Physical Address Description VAUX1 regulator control register Type Reserved Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 52. VDIG2_REG Instance SEL Table 53. VAUX1_REG Instance 5 ...

  • Page 70

    ... Address Offset 0x34 Physical Address Description VAUX33 regulator control register Type Reserved 70 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 54. VAUX2_REG Instance SEL Table 55. VAUX33_REG Instance SEL www ...

  • Page 71

    ... Physical Address Description VPLL regulator control register Type Reserved Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 56. VMMC_REG Instance SEL Table 57. VPLL_REG Instance 5 ...

  • Page 72

    ... Address Offset 0x38 Physical Address Description Thermal control register Type Reserved THERM_HD 72 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 58. VDAC_REG Instance SEL Table 59. Therm_REG Instance THERM_TS THERM_HDSEL www ...

  • Page 73

    ... VDD1 pulse skip mode enable (EEPROM bit) 3 VIO_PSKIP VIO pulse skip mode enable (EEPROM bit) Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 60. BBCH_REG Instance Table 61 ...

  • Page 74

    ... This bit is cleared in OFF state. Address Offset 0x40 Physical Address Description Device control register 74 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 62. DEVCTRL_REG Instance Table 63. DEVCTRL2_REG Instance www ...

  • Page 75

    ... SLEEP_KEEP_LDO_ON register Type Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 63. DEVCTRL2_REG (continued TSLOT_LENGTH Table 64. SLEEP_KEEP_LDO_ON_REG ...

  • Page 76

    ... SLEEP state. No effect if VDD3 working mode is low power. When 0, VDD3 SMPS low power mode is set during device SLEEP state. 76 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 65. SLEEP_KEEP_RES_ON_REG Instance www ...

  • Page 77

    ... Supplies voltage expected after their wake-up (SLEEP to ACTIVE state transition) can also be programmed. Type RW Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 66. SLEEP_SET_LDO_OFF_REG Instance Table 67 ...

  • Page 78

    ... Setting supply state control though SCLSR_EN1 signal 1 VDIG1_EN1 Setting supply state control though SCLSR_EN1 signal 0 VMMC_EN1 Setting supply state control though SCLSR_EN1 signal 78 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 68. EN1_LDO_ASS_REG Instance ...

  • Page 79

    ... VIO_KEEPON = 1 When control bit = 0 no effect: SMPS state is driven though registers programming and the device state Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 69. EN1_SMPS_ASS_REG Instance 5 ...

  • Page 80

    ... When control bit = 0 no effect: supply state is driven though registers programming and the device state 80 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 70. EN2_LDO_ASS_REG Instance ...

  • Page 81

    ... Reserved register Type Bits Field Name Description 7:0 RESERVED Reserved bit Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 72. RESERVED Instance RESERVED Table 73. RESERVED Instance RESERVED SWCS046M – ...

  • Page 82

    ... When *_IT_MSK is set to 0, the associated interrupt is enabled: INT1 signal is activated, *_IT is updated. Type Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 74. INT_STS_REG Instance PWRHOLD_IT PWRON_LP_IT Table 75. INT_MSK_REG ...

  • Page 83

    ... When *_IT_MSK is set to 0, the associated interrupt is enabled: INT1 signal is activated, *_IT is updated. Type Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 76. INT_STS2_REG Instance Reserved Table 77 ...

  • Page 84

    ... Field Name Description 7:4 Reserved Reserved bit 3:0 VERNUM Value depending on silicon version number 0000 - Revision 1.0 84 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 78. GPIO0_REG Instance GPIO_DEB GPIO_PUEN Table 79. JTAGVERNUM_REG Instance ...

  • Page 85

    ... SPI Serial Peripheral Interface POR Power-On Reset Copyright © 2010–2012, Texas Instruments Incorporated Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 SWCS046M – MARCH 2010 – REVISED MARCH 2012 GLOSSARY Submit Documentation Feedback 85 ...

  • Page 86

    ... SUPPORTED PROCESSORS AND CORRESPONDING PART NUMBERS - Add AM335x with DDR2 and AM335x with DDR3. (14) SWCS046M: Update STATE-MACHINE, - Update Device Sleep enable conditions control information. 86 Submit Documentation Feedback Product Folder Link(s): TPS65910 TPS65910A TPS65910A3 TPS659101 TPS659102 TPS659103 TPS659104 TPS659105 TPS659106 TPS659107 TPS659108 TPS659109 Table 80. REVISION HISTORY DATE 03/2010 05/2010 ...

  • Page 87

    ... PREVIEW VQFN TPS659104A1RSL PREVIEW VQFN TPS659104A1RSLR PREVIEW VQFN TPS659105A1RSL PREVIEW VQFN TPS659105A1RSLR PREVIEW VQFN TPS659106A1RSL ACTIVE VQFN TPS659106A1RSLR ACTIVE VQFN TPS659107A1RSL PREVIEW VQFN TPS659107A1RSLR PREVIEW VQFN TPS659108A1RSL ACTIVE VQFN TPS659108A1RSLR ACTIVE VQFN TPS659109A1RSL ACTIVE VQFN TPS659109A1RSLR ACTIVE VQFN Pins Package Qty ...

  • Page 88

    ... VQFN TPS65910A1RSLR ACTIVE VQFN TPS65910AA1RSL ACTIVE VQFN TPS65910AA1RSLR ACTIVE VQFN (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. ...

  • Page 89

    ... TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Type Drawing TPS659101A1RSLR VQFN RSL TPS659102A1RSLR VQFN RSL TPS659106A1RSLR VQFN RSL TPS659108A1RSLR VQFN RSL TPS65910AA1RSLR VQFN RSL PACKAGE MATERIALS INFORMATION Pins SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 48 2500 330.0 16.4 6.3 ...

  • Page 90

    ... Device Package Type TPS659101A1RSLR VQFN TPS659102A1RSLR VQFN TPS659106A1RSLR VQFN TPS659108A1RSLR VQFN TPS65910AA1RSLR VQFN PACKAGE MATERIALS INFORMATION Package Drawing Pins SPQ Length (mm) RSL 48 2500 RSL 48 2500 RSL 48 2500 RSL 48 2500 RSL 48 2500 Pack Materials-Page 2 12-Mar-2012 Width (mm) Height (mm) 346 ...

  • Page 91

    ...

  • Page 92

    ...

  • Page 93

    ...

  • Page 94

    ... Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’ ...